

EENG 426/CPSC 459/ENAS 876

Silicon Compilation

Non-deterministic selections

Computer Systems Lab

<http://csl.yale.edu/~rajit>

Fall 2018

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

1 / 16

Arbiters

An **arbiter** is the following process:

$$\text{Arb}(a, b, u, v) \equiv *[[a \rightarrow u\uparrow; \neg a] ; u\downarrow \\ | b \rightarrow v\uparrow; \neg b] ; v\downarrow]]$$

The process does a handshake on (a, u) and (b, v) . Suppose we try and write production rules:

$$a \wedge \neg v \mapsto u\uparrow \\ \neg a \vee v \mapsto u\downarrow$$

$$b \wedge \neg u \mapsto v\uparrow \\ \neg b \vee u \mapsto v\downarrow$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

3 / 16

Arbitration

Consider the following CHP program:

```
* [[\bar{X} → X?x
| \bar{Y} → Y?x
];
Z!x
]
```

When \bar{X} and \bar{Y} are both **true**, we have to pick one of them and execute the appropriate branch of the selection statement.

Arbitration is the mechanism that picks one of two alternatives, deciding which alternative came "first."

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

2 / 16

Arbiters

To make the circuit directly implementable, we flip the sense of variables u and v .

$$a \wedge \neg v \mapsto \neg u\downarrow \\ \neg a \vee v \mapsto \neg u\uparrow$$

$$b \wedge \neg u \mapsto \neg v\downarrow \\ \neg b \vee u \mapsto \neg v\uparrow$$

⇒ cross-coupled NAND gates.

What happens if both a and b go up at the same time?

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

4 / 16

Arbiters

The signals will separate eventually; however, we don't know how long it will take. It is impossible to have a circuit that decides which input switched first in bounded time.

$$\Pr[time \geq t] = Ae^{-t/\tau_0}$$

Note: the **average time** taken for signals to separate is bounded.

Since our circuits are asynchronous, we can wait until the signals separate.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

5 / 16

Arbitration

Simple example:

```
* [[A → X; A  
| B → Y; B  
]]
```

Handshaking:

```
* [[ai → xo↑; xi]; ao↑; [¬ai]; xo↓; [¬xi]; ao↓  
| bi → yo↑; yi]; bo↑; [¬bi]; yo↓; [¬yi]; bo↓  
]]
```

Yale

AVLSI

Manohar


EENG 426: Silicon Compilation

Fall 2018

7 / 16

Arbiters

The output of the cross-coupled NAND gate is connected to a filter circuit that waits for the signals to be separated by a threshold voltage.



(Note that the CMOS circuit is indeed weakly fair!)

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

6 / 16

Arbitration

Introduce new variables u and v :

```
* [[ai → u↑; [u]; xo↑; [xi]; ao↑;  
[¬ai]; u↓; [¬u]; xo↓; [¬xi]; ao↓  
| bi → v↑; [v]; yo↑; [yi]; bo↑;  
[¬bi]; v↓; [¬v]; yo↓; [¬yi]; bo↓  
]]
```

The idea is to introduce the output of the arbiter into the handshaking expansion. The next step is to decompose the arbiter out of the handshaking expansion.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

8 / 16

Process factorization

Idea: “factor out” an arbiter!

After process factorization:

```
* [[ai → u↑; [¬ai]; u↓
  | bi → v↑; [¬bi]; v↓
  ]]

||

* [[u → xo↑; [xi]; ao↑; [¬u]; xo↓; [¬xi]; ao↓
  | v → yo↑; [yi]; bo↑; [¬v]; yo↓; [¬yi]; bo↓
  ]]
```

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

9 / 16

Arbitration with multiplexing

CHP Program:

```
* [[Ā → S; A
  | B̄ → S; B
  ]]
```

Decomposition:

```
* [[Ā → P; A
  | B̄ → Q; B
  ]]
||

* [[P̄ → S; P
  | Q̄ → S; Q
  ]]
```

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

11 / 16

Process factorization

Production rules:

$$\begin{aligned}\neg bo \wedge u &\mapsto xo\uparrow \\ xi &\mapsto ao\uparrow \\ (bo \vee) \neg u &\mapsto xo\downarrow \\ \neg xi &\mapsto ao\downarrow\end{aligned}$$

$$\begin{aligned}\neg ao \wedge v &\mapsto yo\uparrow \\ yi &\mapsto bo\uparrow \\ (ao \vee) \neg v &\mapsto yo\downarrow \\ \neg yi &\mapsto bo\downarrow\end{aligned}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

10 / 16

Arbitration with multiplexing

Handshaking:

```
* [[pi → so↑; [si]; po↑; [¬pi]; so↓; [¬si]; po↓
  | qi → so↑; [si]; qo↑; [¬qi]; so↓; [¬si]; qo↓
  ]]
```

Production rules:

$$\begin{array}{ll} pi \vee qi \mapsto so\uparrow & si \wedge qi \mapsto qo\uparrow \\ \neg pi \wedge \neg qi \mapsto so\downarrow & (\neg qi \wedge) \neg si \mapsto qo\downarrow \\ & \\ si \wedge pi \mapsto po\uparrow & \\ (\neg pi \wedge) \neg si \mapsto po\downarrow & \end{array}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

12 / 16

Negated probes

Consider the following CHP program:

```
* [[ $\overline{X} \wedge \overline{S} \longrightarrow S!\text{true}$ ,  $X$ 
   |  $\neg\overline{X} \wedge \overline{S} \longrightarrow S!\text{false}$ 
   ]]
```

This program determines the current value of the probe. S determines when the probe is evaluated.

- Why a thin bar??!

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

13 / 16

Negated probes

Introduce arbiter variables:

```
* [[ $Xi \longrightarrow u\uparrow; [u]; Si; Sto\uparrow; [\neg Si]; Sto\downarrow;$ 
    $Xo\uparrow; [\neg Xi]; u\downarrow; [\neg u]; Xo\downarrow$ 
   |  $Si \longrightarrow v\uparrow; [v]; Sfo\uparrow; [\neg Si]; v\downarrow; [\neg v]; Sfo\downarrow$ 
   ]]
```

Apply process factorization:

```
* [[ $[u \longrightarrow Si; Sto\uparrow; [\neg Si]; Sto\downarrow; Xo\uparrow; [\neg u]; Xo\downarrow$ 
   |  $v \longrightarrow Sfo\uparrow; [\neg v]; Sfo\downarrow$ 
   ]]
```

||

$Arb(Xi, Si, u, v)$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

15 / 16

Negated probes

Assuming the channels are passive, we get the following handshaking expansion:

```
* [[ $[Xi \wedge Si \longrightarrow Sto\uparrow; [\neg Si]; Sto\downarrow; Xo\uparrow; [\neg Xi]; Xo\downarrow$ 
   |  $\neg Xi \wedge Si \longrightarrow Sfo\uparrow; [\neg Si]; Sfo\downarrow$ 
   ]]
```

Since the CMOS implementation of a two-way arbiter is weakly fair, we can implement this HSE with the following:

```
* [[ $[Xi \longrightarrow [Si]; Sto\uparrow; [\neg Si]; Sto\downarrow; Xo\uparrow; [\neg Xi]; Xo\downarrow$ 
   |  $Si \longrightarrow Sfo\uparrow; [\neg Si]; Sfo\downarrow$ 
   ]]
```

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

14 / 16

Negated probes

Reshuffled HSE:

```
* [[ $[u \longrightarrow [Ei]; Eto\uparrow; [\neg Ei]; Xo\uparrow; Eto\downarrow; [\neg u]; Xo\downarrow$ 
   |  $v \longrightarrow Efo\uparrow; [\neg v]; Efo\downarrow$ 
   ]]
```

Production rules:

$u \wedge \neg Xo \wedge Ei \mapsto \neg Eto\downarrow$	$Xo \mapsto \neg Xo\downarrow$
$\neg Xo \mapsto \neg Eto\uparrow$	$\neg Xo \mapsto \neg Xo\uparrow$

$\neg Xo \wedge v \mapsto Efo\downarrow$	$u \mapsto \neg u\downarrow$
$\neg v \mapsto Efo\uparrow$	$\neg u \mapsto \neg u\uparrow$

$\neg u \wedge \neg Eto \wedge \neg Ei \mapsto Xo\uparrow$	$Xo \mapsto \neg Xo\downarrow$
$\neg u \wedge \neg Eto \mapsto Xo\downarrow$	$\neg Xo \mapsto \neg Xo\uparrow$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

16 / 16