

EENG 426/CPSC 459/ENAS 876

Silicon Compilation

Specifying Algorithms: Communicating Hardware Processes

Computer Systems Lab

<http://csl.yale.edu/~rajit>

Fall 2018

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

1 / 19

Sequential part

skip statement that does nothing.

$x := E$ assignment statement

$x := \text{true} \equiv x \uparrow$
 $x := \text{false} \equiv x \downarrow$
 $x := a \vee b$
 $x := c \wedge \neg d$
 $y := y + 1$

Operationally:

- evaluate expression on the RHS
- assign the result of evaluation to the variable

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

3 / 19

Communicating Hardware Processes

CHP = Communicating Hardware Processes

(based on Tony Hoare's CSP language)

CSP = Communicating Sequential Processes

- Assignment-based (imperative)
- No memory allocation
- No variable declaration (only shared/local)

Not a complete programming language.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

2 / 19

Sequential part

Arrays are really an address-calculation mechanism.

$dmem[\text{addr}] := x$
 $ins := imem[pc]$

Only use arrays when absolutely necessary!

Bit-fields are useful for extracting part of a variable

$reg[ins_{31..27}] := reg[ins_{26..22}] + reg[ins_{21..17}]$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018


4 / 19

Composition

Sequential Composition:

$S_1; S_2$

Execute statement 1. Then execute statement 2.



Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

5 / 19

AVLSI



Fall 2018 6 / 19

Control structures: selection

Non-deterministic selection Statement:

```
[G1 → S1
| G2 → S2
| ...
| Gn → Sn
]
```

More than one G_i can be true. Pick one.

Standard abbreviation:

$[B] \equiv [B \rightarrow \text{skip}]$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

7 / 19

Control structures: selection

Selection Statement: Used to choose between different alternatives, like an IF statement.

Deterministic selection:

```
[G1 → S1
| G2 → S2
| ...
| Gn → Sn
]
```

Wait for one G_i to be true. Execute corresponding S_i .

Restriction: Atmost one guard can be true.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation



Fall 2018 6 / 19

Examples

What do the following programs do?

```
[true → x↑
| true → x↓
]
```

$[xi]; xo↑; [\neg xi]; xo↓$

```
[x = 1 → y := 3
| x = 2 → y := 5
| x = 3 → y := 7
]
```

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation



Fall 2018 8 / 19

Control structures: loops

Loops: Repeat actions while conditions are satisfied. A generalization of the WHILE loop.

Deterministic loop:

```
*[G1 → S1
 | G2 → S2
 | ...
 | Gn → Sn
 ]
```

At most one G_i can be true. Repeatedly execute until all guards are false.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

9 / 19

Examples

Add integers from one to ten:

```
i := 1;
sum := 0;
*[i ≤ 10 → sum := sum + i; i := i + 1]
```

Euclid's algorithm:

```
{X > 0 ∧ Y > 0}
x, y := X, Y;
*[x > y → x := x - y
 | x < y → y := y - x
]
{x = gcd(X, Y)}
```

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

11 / 19

Control structures: loops

Non-deterministic loop:

```
*[G1 → S1
 | G2 → S2
 | ...
 | Gn → Sn
 ]
```

More than one G_i can be true.

Standard abbreviation:

```
*[S] ≡ *[true → S]
```

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018


10 / 19

Concurrency

Parallel composition:

S₁||S₂

Execute statements 1 and 2 in parallel.



Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

12 / 19

Concurrency

What is the net effect of:

$$1. x := 1 \parallel y := 2$$

$$2. x := 1 \parallel x := 2$$

$$3. x := x + 1 \parallel x := 3$$

($x = 0$ initially)

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

13 / 19

Concurrency

$$2. Software : x = 1 \vee x = 2$$

$$Hardware : x = 1 \vee x = 2 \vee \text{bad stuff}$$

$$3. Software : x = 1 \vee x = 3 \vee x = 4$$

$$Hardware : x = 1 \vee x = 3 \vee x = 4 \vee \text{bad stuff}$$

No atomicity postulate for writing variables!!!

We use arbiters to solve the problem of interference.

When designing hardware, our task is to implement (in one form or another) the atomicity assumption that is commonly made by software!

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

15 / 19

Concurrency

$$1. x = 1 \wedge y = 2$$

Postulate: Concurrent activities of programs that do not share variables do not interfere with each other.

We're assuming a perfect physical world. Some effects that we're ignoring include:

- charge-sharing
- cross-talk
- ground bounce

Therefore, we have to ensure that these effects are in fact negligible!

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

14 / 19

Concurrency

What is the net effect of:

$$4. x \uparrow \parallel y := x$$

$$5. x \uparrow \parallel [x]; y := x$$

$$6. *[x \uparrow; x \downarrow] \parallel *[y \uparrow; y \downarrow]$$

$$7. *[x \uparrow; x \downarrow] \parallel *[[x]; y \uparrow; y \downarrow]$$

(initially x and y are false)

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

16 / 19

4. x 5. $x \wedge y$

Postulate: Reading a single boolean-valued variable is an atomic action.

Implementing such a read is tricky in the case when the variable being read is being modified at the same time. The implementation of such a read uses a synchronizer.

CPU example

```
* [(i, pc) := (imem[pc], pc + 1);
  [offset(i.op) --> (offset, pc) := imem[pc], pc + 1
   []¬offset(i.op) --> skip
   ];
  [alu(i.op) --> (reg[i.z], f) := aluf(reg[i.x], reg[i.y], i.op, f)
   []ld(i.op) --> reg[i.z] := dmem[reg[i.x] + reg[i.y]]
   []st(i.op) --> dmem[reg[i.x] + reg[i.y]] := reg[i.z]
   []idx(i.op) --> reg[i.z] := dmem[offset + reg[i.y]]
   []stx(i.op) --> dmem[offset + reg[i.y]] := reg[i.z]
   []lda(i.op) --> reg[i.z] := offset + reg[i.y]
   []stpc(i.op) --> reg[i.z] := pc + reg[i.x]
   []jmp(i.op) --> pc := reg[i.y]
   []brch(i.op) --> [cond(f, i.cc) --> pc := pc + offset
                      []¬cond(f, i.cc) --> skip
                      ]
   ]
  ]]
```

note the use of functions for decoding and alu operations.

6. infinite execution

Postulate (weak fairness): We assume that actions from both processes get a chance to execute eventually. If an action from a process can execute, it will get to execute eventually.

7. infinite execution

In this case, it is possible that only a finite number of changes to y occur.

An action must be enabled and stay enabled for it to get a chance to execute.