Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
asic:timing:start [2024/03/21 11:28] rajit [Creating the timing graph] |
asic:timing:start [2024/03/21 13:38] rajit [Creating the timing graph] |
||
|---|---|---|---|
| Line 25: | Line 25: | ||
| There are two ways to create a timing graph. | There are two ways to create a timing graph. | ||
| - | |||
| - | |||
| - | === What edges should be ticked? === | ||
| - | |||
| - | This is probably the most confusing aspect of building a correct timing graph for asynchronous circuits. What follows are some rules of thumb that should help you with this process. Note that if you are using our logic synthesis tools, they automatically tick the appropriate edges in the timing graph, so this section need not concern you. However, if you are generating your own asynchronous design via some alternate approach, then you will need to develop a strategy for ticking the appropriate edges in the timing graph. | ||
| - | |||