Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | |||
| asic:timing:constraints [2023/11/22 12:40] – rajit | asic:timing:constraints [2024/03/21 17:36] (current) – rajit | ||
|---|---|---|---|
| Line 18: | Line 18: | ||
| Both interpretations are valid, and it is up to a designer to determine what action is most appropriate to correct the timing fork violation. A simple option would be to slow down the path that is too fast, but this may lead to a slower cycle period. | Both interpretations are valid, and it is up to a designer to determine what action is most appropriate to correct the timing fork violation. A simple option would be to slow down the path that is too fast, but this may lead to a slower cycle period. | ||
| + | When identifying paths from one timing graph vertex to another, | ||
| + | <code act> | ||
| + | spec { | ||
| + | timing a+ : b*- < c+ | ||
| + | } | ||
| + | </ | ||
| + | Here, the paths considered from '' | ||