| Both sides previous revisionPrevious revisionNext revision | Previous revision |
| config:expropt [2025/05/27 23:25] – [Cache Configuration] karthi | config:expropt [2025/05/28 01:09] (current) – [Liberty Files] karthi |
|---|
| </code> | </code> |
| |
| The ''max_power'' corner is the liberty file corresponding to the maximum power corner, which is usually the FF, high-temperature corner. The ''min_delay'' corner is the liberty file corresponding to the minimum delay corner, which is usually the FF, low-temperature corner.The ''max_delay'' corner is the liberty file corresponding to the maximum delay corner, which is usually the SS, high-temperature corner. | The ''max_power'' corner is the liberty file corresponding to the maximum power corner, which is usually the FF, high-temperature corner. The ''min_delay'' corner is the liberty file corresponding to the minimum delay corner, which is usually the FF, low-temperature corner. The ''max_delay'' corner is the liberty file corresponding to the maximum delay corner, which is usually the SS, high-temperature corner. |
| |
| ===== QDI Cells ===== | ===== QDI Cells ===== |
| | |
| | For synthesis of a QDI datapath, we simply replace the definitions of the standard cells in the netlist with the corresponding QDI variant. This section (''qdi'') contains information about the QDI standard cells that are used. |
| | <code> |
| | string cell_lib "${ACT_HOME}/act/syn/qdi/stdcells.act" |
| | </code> |
| | The location of the QDI standard cells for this technology. These must correspond to the cells provided in the liberty files for the technology above. |
| | |
| | <code> |
| | string cell_lib_namespace "syn" |
| | </code> |
| | The full name of the ACT namespace within which the cells are defined. |
| | |
| | <code> |
| | string cell_lib_wire_type "dualrail" |
| | </code> |
| | The typename of the wire encoding that is used. In this case ''dualrail'' represents the fact that each wire/bool is represented as a ''dualrail'' in this circuit family. |
| |
| ===== Bundled Data Cells ===== | ===== Bundled Data Cells ===== |
| | |
| | This section (''bundled'') contains information about the bundled-datapath standard cells that are used. |
| | <code> |
| | string cell_lib "${ACT_HOME}/act/std/cells.act" |
| | </code> |
| | The location of the standard cells for this technology. These must correspond to the cells provided in the liberty files for the technology above. |
| | |
| | <code> |
| | string cell_lib_namespace "std::cells" |
| | </code> |
| | The full name of the ACT namespace within which the cells are defined. |
| | |
| | <code> |
| | string cell_lib_wire_type "bool" |
| | </code> |
| | The typename of the wire encoding that is used. In this case, it is simply ''bool'' since each wire/bool is represented directly by itself. |
| |
| ===== Expression Optimizer Options ===== | ===== Expression Optimizer Options ===== |
| |
| |
| ==== Cache Configuration ==== | ==== Expression Cache Configuration ==== |
| |
| This sub-section (''cache'') within the ''expropt'' section contains the location of the expression caches, which contained mapped verilog netlists corresponding to arithmetic/logic expressions for this technology. There are two cache locations - global and local. The global cache location must be set. A typical location would be a folder within your ''ACT_HOME''. | This sub-section (''cache'') within the ''expropt'' section contains the location of the expression caches, which contained mapped verilog netlists corresponding to arithmetic/logic expressions for this technology. There are two cache locations - global and local. The global cache location must be set. A typical location would be a folder within your ''ACT_HOME''. |