Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
scratch:start [2020/05/11 23:38]
prafull
scratch:start [2020/12/02 01:00] (current)
Line 3: Line 3:
 Put pages in this namespace while drafting items. Put pages in this namespace while drafting items.
  
-    - A simple inverter +====== Basic circuits ====== 
-    - More combinational gates+    - [[tutorial 1 - A simple inverter]] covering (production rules, prs block, defproc incl. in/out, instantiation, aflat and prsim) 
 +    - [[tutorial 2 - More combinational gates]]
     - Creating [[namespace|libraries and namespaces]]     - Creating [[namespace|libraries and namespaces]]
       - [[bestpractices|Best practices]] for organizing a complex project       - [[bestpractices|Best practices]] for organizing a complex project
     - Array, [[loops|loops]], and selection     - Array, [[loops|loops]], and selection
     - Parameterized design using [[templates|templates]]     - Parameterized design using [[templates|templates]]
-    - Specifying transistor [[sizing|sizing]] for CMOS implementation+ 
 +====== Simple asynchronous circuits ====== 
 +    - Asynchronous data types and channels 
 +    - Dual rail logic gates 
 +    - Buffers 
 +    - QDI ripple-carry adder 
 +    - QDI FIFO 
 + 
 +====== Circuit design ====== 
 +    - [[configtut|Configuration]] file 
 +    - Specifying transistor [[sizing|sizes]] for CMOS implementation
     - Generating spice [[netlist|netlist]] and simulation with [[https://xyce.sandia.gov/about_xyce/index.html|Xyce]]     - Generating spice [[netlist|netlist]] and simulation with [[https://xyce.sandia.gov/about_xyce/index.html|Xyce]]
 +    - Spice simulation (details)
 +    - Reset, power supply, and prs attributes
 +
 +====== Physical design ======
 +    - Configuration file
 +    - Layout generation from netlist, Magic
 +    - DRC, LVP
 +    - Extraction and spice simulation
 +