Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| scratch:start [2020/05/12 03:38] – prafull | scratch:start [2025/08/01 13:54] (current) – [Physical design] rajit | ||
|---|---|---|---|
| Line 3: | Line 3: | ||
| Put pages in this namespace while drafting items. | Put pages in this namespace while drafting items. | ||
| - | | + | ====== Basic circuits ====== |
| - | - More combinational gates | + | - [[tutorial 1 - A simple inverter]] covering (production rules, prs block, defproc incl. in/out, instantiation, |
| + | | ||
| - Creating [[namespace|libraries and namespaces]] | - Creating [[namespace|libraries and namespaces]] | ||
| - [[bestpractices|Best practices]] for organizing a complex project | - [[bestpractices|Best practices]] for organizing a complex project | ||
| - Array, [[loops|loops]], | - Array, [[loops|loops]], | ||
| - Parameterized design using [[templates|templates]] | - Parameterized design using [[templates|templates]] | ||
| - | | + | |
| + | ====== Simple asynchronous circuits ====== | ||
| + | - Asynchronous data types and channels | ||
| + | - Dual rail logic gates | ||
| + | - Buffers | ||
| + | - QDI ripple-carry adder | ||
| + | - QDI FIFO | ||
| + | |||
| + | ====== Circuit design ====== | ||
| + | - [[configtut|Configuration]] file | ||
| + | | ||
| - Generating spice [[netlist|netlist]] and simulation with [[https:// | - Generating spice [[netlist|netlist]] and simulation with [[https:// | ||
| + | - Spice simulation (details) | ||
| + | - Reset, power supply, and prs attributes | ||
| + | |||
| + | ====== Physical design ====== | ||
| + | - Configuration file | ||
| + | - Layout generation from netlist, Magic | ||
| + | - DRC, LVP | ||
| + | - Extraction and spice simulation | ||
| + | |||
| + | <block 75: | ||
| + | |||
| + | <block 75%: | ||
| + | |||
| + | <block 80: | ||
| + | |||
| + | <block 80: | ||
| + | |||
| + | <block 80: | ||
| + | |||
| + | <block 80: | ||
| + | |||