Differences

This shows you the differences between two versions of the page.

--- start [2025/05/27 18:20] – [ACT library] rajit
+++ start [2026/04/19 13:50] (current) – [Installation] rajit
@@ Line 1: / Line 1: @@
 ====== The ACT VLSI Design Tools ======
-Welcome to the Wiki for the ACT suite of VLSI design tools. ACT is an **A**synchronous **C**ircuit **T**oolkit which has been built from scratch to support the design and implementation of asynchronous logic. While that is the main goal, some of the tools we have developed have also been used for designing synchronous logic. These tools have been developed primarily by [[http://csl.yale.edu/~rajit/|Rajit Manohar]] and his [[http://avlsi.csl.yale.edu/|research group]], and have a long [[history:|history]].
+Welcome to the Wiki for the ACT suite of VLSI design tools. ACT is an **A**synchronous **C**ircuit **T**oolkit which has been built from scratch to support the design and implementation of asynchronous logic. While that is the main goal,  the tools we have developed also support synchronous logic as a special case. These tools have been developed primarily by [[http://csl.yale.edu/~rajit/|Rajit Manohar]] and his [[http://avlsi.csl.yale.edu/|research group]], and have a long [[history:|history]].
 When an existing open-source tool used by mainstream chip designers can be re-purposed for asynchronous design without major issues (in terms of functionality as well as error-prone behavior), we re-use it. Examples include layout editors (e.g. ''magic''), switch-level simulators (e.g. ''irsim''), and analog simulators (e.g. ''Xyce'').
@@ Line 17: / Line 17: @@
       * [[install|ACT]]: use this if you only want the core language and some basic tools for custom circuit design. The [[install_actflow|actflow build]] installs this repository as well.
 We also have a [[summer2024:dockersetup|docker container]] that contains the tools, if you'd like to try them out without installing them on your system.
 If you are a Homebrew user, check out the [[https://github.com/asyncvlsi/homebrew-tap|homebrew tap]] for the tools.
@@ Line 31: / Line 30: @@
   * [[language:migrate|Migration guide]] from the older (pre-2018) version of ACT
   * [[history:|Language history/lineage]]
 ===== ACT library =====
@@ Line 38: / Line 38: @@
   * [[sim:|Simulation library]], installed together with [[tools:actsim|actsim]]; It provides tools for simulation and verification
-For those interested in writing tools, we have some documentation available for the core ACT library and data structures.
-  * [[http://avlsi.csl.yale.edu/act_docs/|ACT data structures]] (work in progress!)
-  * [[guide:|Guide to using ACT data structures]]
-  * [[guide:makefile|Guide to using the standard Makefiles in ACT]]
 ===== Tools =====
@@ Line 54: / Line 50: @@
 Rajit Manohar. {{ ::gomactech2019.pdf |An Open-Source Design Flow for Asynchronous Circuits}}. //Government Microcircuit Applications and Critical Technology Conference//, March 2019.
-If you use the ACT tools for a publication, we would appreciate it if you could cite the following overview [[https://ieeexplore.ieee.org/abstract/document/9321547|paper]].
-Samira Ataei, Wenmian Hua, Yihang Yang, Rajit Manohar, Yi-Shan Lu, Jiayuan He, Sepideh Maleki, Keshav Pingali. An Open-Source EDA Flow for Asynchronous Logic. IEEE Design & Test, Volume 38, Issue 2, pages 27-37, April 2021.
-DOI: 10.1109/MDAT.2021.3051334.
 For analog circuit simulation, we primarily use the open-source [[https://github.com/Xyce/Xyce|Xyce]] simulator from Sandia Labs.
+For those interested in writing tools, we have some documentation available for the core ACT library and data structures.
+  * [[http://avlsi.csl.yale.edu/act_docs/|ACT data structures]] (work in progress!)
+  * [[guide:|Using ACT data structures]]
+  * [[guide:makefile|Using the standard Makefiles]] in ACT
 ===== Community =====
@@ Line 66: / Line 65: @@
 We have a [[http://mattermost.com|Mattermost]] site for users of the ACT tools. Mattermost is an open-source slack alternative. If you are interested in an account, you can [[https://avlsi.csl.yale.edu:8000/signup_user_complete/?id=h8ir9yj4yj8iixm9jq5skh1ima|sign up]]. If you have trouble signing up, please contact [[http://csl.yale.edu/~rajit|Rajit Manohar]].
+We'd like to [[thank|thank]] a number of external users who have contributed either directly or indirectly to the documentation via questions, corrections, clarifications, etc.
+----
+If you use the ACT tools for a publication, we would appreciate it if you could cite the following overview [[https://ieeexplore.ieee.org/abstract/document/9321547|paper]].
+Samira Ataei, Wenmian Hua, Yihang Yang, Rajit Manohar, Yi-Shan Lu, Jiayuan He, Sepideh Maleki, Keshav Pingali. An Open-Source EDA Flow for Asynchronous Logic. IEEE Design & Test, Volume 38, Issue 2, pages 27-37, April 2021.
+DOI: 10.1109/MDAT.2021.3051334.
+----
+//This site uses a slightly [[argonchanges|modified]] dokuwiki template.//