Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| summer2022:references [2022/06/21 20:41] – rajit | summer2022:references [2022/06/21 20:55] (current) – [Links and Joints Methodology] rajit | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| ====== ASYNC 2022 Summer School: References ====== | ====== ASYNC 2022 Summer School: References ====== | ||
| - | ===== Links and Joints | + | ===== Links and joints methodology |
| - | * Ebele Esimai and Marly Roncken, Flexible Active-Passive and Push-Pull Protocols, IEEE Embedded Systems Letters (ESL), 2022. | + | * Ebele Esimai and Marly Roncken, Flexible Active-Passive and Push-Pull Protocols, IEEE Embedded Systems Letters (ESL), 2022. |
| - | * Marly Roncken and Ivan Sutherland, Design and test of high-speed asynchronous circuits, Jia Di and Scott C. Smith (Eds.): Asynchronous Circuit Applications, | + | |
| - | * Marly Roncken, Ivan Sutherland, Chris Chen, Yong Hei, Warren Hunt Jr., and Cuong Chau, | + | |
| - | | + | * Marly Roncken, Swetha Mettala Gilla, Hoon Park, Navaneeth Jamadagni, |
| + | * Cuong Chau, Warren Hunt Jr., Marly Roncken, and Ivan Sutherland, | ||
| - | Marly Roncken, Swetha Mettala Gilla, Hoon Park, Navaneeth Jamadagni, | + | ===== Circuit Families ===== |
| - | Chris Cowan, and Ivan Sutherland, | + | |
| - | Naturalized Communication and Testing, | + | |
| - | In Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), | + | |
| - | pages 77-84, 2015. | + | |
| - | Ad Peeters, Frank te Beest, Mark de Wit, and Willem Mallon, | + | |
| - | | + | * Ivan Sutherland and Scott Fairbanks, |
| - | | + | |
| - | | + | |
| - | Ivan Sutherland and Scott Fairbanks, | + | ===== Performance analysis / Canopy graphs |
| - | GasP: A Minimal FIFO Control, | + | |
| - | In Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), | + | |
| - | pages 46-53, 2001. | + | |
| - | Cuong Chau, Warren Hunt Jr., Marly Roncken, and Ivan Sutherland, | + | * Gennette Gill, Vishal Gupta, and Montek Singh, |
| - | A Framework for Asynchronous Circuit Modeling and Verification in ACL2, | + | * T. E. Williams, M. Horowitz, R. L. Alverson, and T. S. Yang, A self-timed chip for division, |
| - | In O. Strichman and R. Tzoref-Brill (Eds.), Proc. Haifa Verification Conference (HVC), | + | |
| - | Springer International Publishing, LNCS 10629, pages 3-18, 2017. | + | |
| - | + | ||
| - | Gennette Gill, Vishal Gupta, and Montek Singh, | + | |
| - | | + | |
| - | | + | |
| - | | + | |
| - | + | ||
| - | T. E. Williams, M. Horowitz, R. L. Alverson, and T. S. Yang, | + | |
| - | | + | |
| - | | + | |
| More at: https:// | More at: https:// | ||