Timing constraints

Depending on the asynchronous circuit family used, the correct operation of a design may require certain timing constraints to be satisfied. ACT provides a mechanism to specify these timing constraints, and Cyclone can check if the constraints are in fact satisfied using delay information from the timing .lib file and extracted parasitic capacitance/resistance values from an industry standard .spef file.