Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Last revision Both sides next revision | ||
config:start [2023/01/30 06:46] rajit [Generic] |
config:start [2023/06/25 11:14] rajit [Generic configuration settings] |
||
---|---|---|---|
Line 66: | Line 66: | ||
==== Generic configuration settings ==== | ==== Generic configuration settings ==== | ||
+ | |||
+ | These settings have to do with various options that can impact ACT circuit construction and output generation. | ||
=== Circuit construction complexity === | === Circuit construction complexity === | ||
Line 86: | Line 88: | ||
</ | </ | ||
This specifies a limit on array sizes that also have internal sub-connections (i.e. arrays that are not just simple memories, for example). The limit should be increased as needed, but can have a performance impact if you have a very large array with internal sub-connections. | This specifies a limit on array sizes that also have internal sub-connections (i.e. arrays that are not just simple memories, for example). The limit should be increased as needed, but can have a performance impact if you have a very large array with internal sub-connections. | ||
+ | |||
+ | === Warnings === | ||
+ | |||
+ | The following warnings can be turned on/off using an ACT configuration setting. They can also be adjusted via the standard act [[stdoptions: | ||
+ | * '' | ||
+ | * '' | ||
+ | * '' | ||
+ | * '' | ||
+ | * '' | ||
+ | |||
=== Output generation and name mangling === | === Output generation and name mangling === | ||
Line 94: | Line 106: | ||
end | end | ||
</ | </ | ||
- | Sometimes it is useful to export files from the ACT format to other formats to interact with external tools. Examples of such formats include Verilog and SPICE. Since these are different languages, they use different syntax for identifiers. (Different commercial SPICE simulators use different identifier syntax too.) ACT identifiers and names include characters including '' | + | Sometimes it is useful to export files from the ACT format to other formats to interact with external tools. Examples of such formats include Verilog and SPICE. Since these are different languages, they use different syntax for identifiers. (Different commercial SPICE simulators use different identifier syntax too.) ACT identifiers and names include characters including '' |
< | < | ||
begin act | begin act | ||
Line 100: | Line 113: | ||
end | end | ||
</ | </ | ||
+ | If the mangle character needs to be changed, then a different character can be set by modifying the '' | ||
+ | |||
+ | < | ||
+ | begin act | ||
+ | int output_window_width 72 | ||
+ | end | ||
+ | </ | ||
+ | For tools that use pretty-printing, | ||
Line 162: | Line 183: | ||
* '' | * '' | ||
* '' | * '' | ||
+ | * '' | ||