Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
custom:start [2019/06/10 19:41]
rajit
custom:start [2023/04/25 06:31] (current)
rajit
Line 8: Line 8:
  
   * Circuit design. This is done via text entry using an [[language:start|ACT]] file. In this file you can specify pull-up and pull-down networks as well as transistor sizes (width/length) and type (e.g. low threshold, high threshold).   * Circuit design. This is done via text entry using an [[language:start|ACT]] file. In this file you can specify pull-up and pull-down networks as well as transistor sizes (width/length) and type (e.g. low threshold, high threshold).
-       * This circuit can be converted into a spice netlist using the ''netgen'' tool for analog simulation. This converts a hierarchical ACT design into a hierarchical spice netlist.+       * This circuit can be converted into a spice netlist using the ''prs2net'' tool for analog simulation. This converts a hierarchical ACT design into a hierarchical spice netlist.
       *  This circuit can be simulated using existing switch-level simulators like ''irsim'' or ''cosmos'' using ''prs2sim'', which converts the hierarchical ACT design into a flat simulation file (''.sim'' and ''.al'') that can be read by ''irsim''/''cosmos''.       *  This circuit can be simulated using existing switch-level simulators like ''irsim'' or ''cosmos'' using ''prs2sim'', which converts the hierarchical ACT design into a flat simulation file (''.sim'' and ''.al'') that can be read by ''irsim''/''cosmos''.
       * Asynchronous gate-level simulation can be done using the ''prsim'' tool.       * Asynchronous gate-level simulation can be done using the ''prsim'' tool.