Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Last revision Both sides next revision | ||
language:langs:sizing [2021/03/05 14:37] ole |
language:langs:sizing [2021/03/07 07:33] rajit [Low leak addition on channel length] |
||
---|---|---|---|
Line 116: | Line 116: | ||
===== P/N ratios ===== | ===== P/N ratios ===== | ||
- | for state holding gates you want to have a different ratio between P and N compared to normal logic gates, | + | The default sizing equalizes drive strengths |
- | + | ||
- | for this you can add: | + | |
< | < | ||
Line 126: | Line 124: | ||
} | } | ||
sizing { | sizing { | ||
- | p_n_mode <- 1; | + | p_n_mode <- 1; /* this modifies the sizing */ |
out {-1} | out {-1} | ||
} | } | ||
</ | </ | ||
- | that produces a different | + | The ratio will be computed using parameters |
- | < | + | |
- | prs { | + | |
- | ~in[0]< | + | |
- | ~in[0]< | + | |
- | } | + | |
- | </ | + | |
+ | ===== Low leak addition on channel length ===== | ||
- | ===== low leak addition on channel | + | In some technologies, |
- | in some technologies you want to additionally have low leakage gates, so gates with longer channel length. | + | For adding a specified additional length to the minimum length of your transistors, |
- | + | ||
- | for adding a specified additional length to the minimum length of your transistors, | + | |
< | < | ||
Line 157: | Line 148: | ||
</ | </ | ||
- | that translates to: | + | To configure how much is added add this line to the configuration |
- | + | ||
- | < | + | |
- | prs * { | + | |
- | in <10> -> out- | + | |
- | ~in <20> -> out+ | + | |
- | } | + | |
- | </ | + | |
- | + | ||
- | to configure how much is added add this line to the configuration | + | |
< | < | ||
Line 173: | Line 155: | ||
</ | </ | ||
+ | The length unit here is absolute (i.e. not scaled), so the amount specified above is 15nm. |