<?xml version="1.0" encoding="UTF-8"?>
<!-- generator="FeedCreator 1.8" -->
<?xml-stylesheet href="https://avlsi.csl.yale.edu/act/lib/exe/css.php?s=feed" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="https://avlsi.csl.yale.edu/act/feed.php">
        <title>The ACT VLSI design tools - language:types2</title>
        <description></description>
        <link>https://avlsi.csl.yale.edu/act/</link>
        <image rdf:resource="https://avlsi.csl.yale.edu/act/lib/exe/fetch.php?media=wiki:logo.png" />
       <dc:date>2026-05-10T04:27:41+00:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="https://avlsi.csl.yale.edu/act/doku.php?id=language:types2:chan&amp;rev=1721319833&amp;do=diff"/>
                <rdf:li rdf:resource="https://avlsi.csl.yale.edu/act/doku.php?id=language:types2:data&amp;rev=1763652426&amp;do=diff"/>
                <rdf:li rdf:resource="https://avlsi.csl.yale.edu/act/doku.php?id=language:types2:proc&amp;rev=1721319185&amp;do=diff"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="https://avlsi.csl.yale.edu/act/lib/exe/fetch.php?media=wiki:logo.png">
        <title>The ACT VLSI design tools</title>
        <link>https://avlsi.csl.yale.edu/act/</link>
        <url>https://avlsi.csl.yale.edu/act/lib/exe/fetch.php?media=wiki:logo.png</url>
    </image>
    <item rdf:about="https://avlsi.csl.yale.edu/act/doku.php?id=language:types2:chan&amp;rev=1721319833&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2024-07-18T16:23:53+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>chan</title>
        <link>https://avlsi.csl.yale.edu/act/doku.php?id=language:types2:chan&amp;rev=1721319833&amp;do=diff</link>
        <description>Channel types

Channels are similar to data types. Instead of relating a user-defined
channel to built-in data, we relate them to a built-in channel types
instead. The methods required for supporting the full functionality of
a channel are operations necessary to send and receive data on the
channel, rather than a read and write operation on a data value.</description>
    </item>
    <item rdf:about="https://avlsi.csl.yale.edu/act/doku.php?id=language:types2:data&amp;rev=1763652426&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2025-11-20T15:27:06+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>data</title>
        <link>https://avlsi.csl.yale.edu/act/doku.php?id=language:types2:data&amp;rev=1763652426&amp;do=diff</link>
        <description>User-defined data types

A user-defined data type is defined using deftype. These are classified into three categories:

	*  data types, which correspond to representations of the built-in int and bool types.
	*  structures, which are a collection of data types.</description>
    </item>
    <item rdf:about="https://avlsi.csl.yale.edu/act/doku.php?id=language:types2:proc&amp;rev=1721319185&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2024-07-18T16:13:05+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>proc</title>
        <link>https://avlsi.csl.yale.edu/act/doku.php?id=language:types2:proc&amp;rev=1721319185&amp;do=diff</link>
        <description>Processes and cells

A process is a user-defined type that corresponds to a circuit
entity. Other hardware description languages sometimes call it a module
or a subcircuit. The basic syntax of a process definition is shown below.


defproc test (bool n, m; bool p, q)
{
 ...
}</description>
    </item>
</rdf:RDF>
