Dataflow asynchronous design and pipeline performance

Benjamin Hill

benjamin.hill@intel.com

ASYNC Summer School 2022

Legal Information

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

Your costs and results may vary.

Results have been estimated or simulated

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Asynchronous circuit basics

Processes communicate on Channels by exchanging Tokens

Token = [DATA] + VALIDITY + FLOW CONTROL

Observation: parallel execution in hardware is free; sequencing must be engineered

Dataflow computation

Structural method of describing computations by specifying functions and their sequence of operations together graphically

Useful abstraction, intuitive way to convey design intent


Not necessarily asynchronous, though async has some nice advantages as a natural mapping of dataflow graphs

Example: multiply-accumulate

Motivation: linear algebra core operation

$$y \leftarrow \alpha x + y$$
 (SAXPY)


If you care about DSP, HPC, AI/deep learning... this is a useful kernel to implement



FUNCTION

Read values from all inputs, compute result and send on output

Example functions: arithmetic, logic, decoding, etc.




```
*[ In<sub>0</sub>?arg<sub>0</sub>, In<sub>1</sub>?arg<sub>1</sub>, ..., In<sub>n-1</sub>?arg<sub>n-1</sub>;
Out!func(arg<sub>0</sub>,arg<sub>1</sub>,...,arg<sub>n-1</sub>)
]
```

Multiplexer (MUX)

Select one input to send to output based on control signal; ignore other input


Not to be confused with combinational MUX: same basic behavior, but this is a dataflow operator



```
*[C?c;
	[ c=0 -> In<sub>0</sub>?x
	[] c=1 -> In<sub>1</sub>?x
	];
	Out!x
]
```

DEMUX

Steer input to one of two outputs, based on value of control signal





```
*[In?x, C?c;
	[ c=0 -> Out<sub>0</sub>!x
	[] c=1 -> Out<sub>1</sub>!x
	]
```

COPY

Copy input token to multiple destinations

Often not drawn explicitly; all fan-out in dataflow graph requires a COPY






BUFFER


Transmit token from input to output with storage and handshaking flow control

Important for performance, but often not drawn explicitly in static dataflow diagrams




Initial token buffer

Send one initial value token, then behave as a normal buffer



SOURCE


Repeatedly send tokens with same constant value



SINK

Consume and discard input token

Not particularly useful by itself, but in combination with other dataflow primitives




Uncontrolled merge


Combine two input streams to one output

Depending on system design, selection is either:

- deterministic only one input will be used at a time
- non-deterministic requires arbitration to choose




Dataflow building blocks



Example: T-gate

Computation Structures Group Memo 81-1 Introduction to Data Flow Schemas Ъу Jack B. Dennis John B. Fosseen . September 1973




Transformation: "Multithreading"

Idea: replicate dataflow elements and interleave data between them

Improves throughput at the cost of area

Example: large arithmetic block where it is difficult to add internal pipelining


Not just for compute, could also be storage (e.g. tree FIFO)



Transformation: time sharing

Idea: share one expensive or unique resource between multiple users


Improves area at the cost of throughput



Building block: IF statement


Useful for high-level synthesis

Shown with FUNCTION blocks but can also be other dataflow graphs (e.g. nested IF statements)



Building block: WHILE loop

Can also implement other loop constructs with a similar pattern




Multiply-accumulate revisited

Motivation: linear algebra core operation

$$y \leftarrow \alpha x + y$$
 (SAXPY)


Works well for one vector, but how about the next? Want to reuse this MAC unit without a full system reset



Multiply-accumulate revisited

One solution:

Add "clear" signal to reset the accumulator, send along with each new set of input data



Pipeline performance

Defining asynchronous performance

Latency

time from input to output

Throughput


average tokens processed per unit time

Average case performance

Computer architecture principle: "Make the common case fast"

Works especially well in asynchronous design, since performance is only penalized when a given unit is used


Example: divide in a processor ALU




Performance intuition

Whiteboard demonstrations in video version


Linear pipeline dynamics





Linear first-in, first-out (FIFO) pipeline




Token ring occupancy vs throughput











Reconvergent path imbalance vs throughput





Reconvergent path imbalance vs throughput

