

Links and Joints

PART 2: gate-level design

Marly Roncken, Ebele Esimai, and Ivan Sutherland
 Asynchronous Research Center
 Maseeh College of Engineering and Computer Science
 Portland State University
 ASYNC 2022 Summer School, 13 June 2022

slide 1 of 67

1

Reminder: context

application
CPU, dataflow, biology-inspired, etc

ACT program
CHP + dataflow

ACT circuit
production rule sets (PRS)
+ timing constraints

fabric
FPGA, chip, flexible electronics, etc

Link-Joint network

- clean interface
- to
- design and test
- asynchronous circuits
- by refining
- protocols, families, etc.

After: Kees van Berkel, Handshake Circuits, Fig. 1.1, Cambridge University Press, 1993.

slide 4 of 67

4

Reminder: Links and Joints

LINK

- 1-1 communication
- 1-buffer state
- test access to state

LINK

- 1-1 communication
- 1-buffer state
- test access to state

JOINT

- Joint-specific (no)GO
- computation
- flow control

“a place where Links meet to exchange information”

slide 6 of 67


6

Link-Joint interface


- abstract shared variable model
- gate-level communication model
- ~~• relative timing constraints~~

slide 7 of 67

7




10




11




12



13



14




15

Link: gate-level design


- Set-Reset
- Click

slide 16 of 67


16



17



19




20

Link: gate-level design


- Set-Reset
- Click
- GasP

slide 22 of 67


22



23



26




27

Joint: gate-level design


- without data

slide 28 of 67

28



29




31

Joint: gate-level design


- without data
- with data

slide 32 of 67

32



34




35

Link-Joint gate-level communication model

slide 36 of 67

36


Gate-level communication model



slide 37 of 67

37

Gate-level communication model




slide 38 of 67

38

Gate-level communication model

[Chau et al., A Framework for Asynchronous Circuit Modeling and Verification in ACL2, HVC 2017]



slide 39 of 67

39

Time for 1-2 questions

slide 40 of 67


40

Mixing circuit families

slide 41 of 67

41

Mixing circuit families




WRONG Link-Joint picture

- Differences in circuit families are internal to Links
- The Link-Joint interface is always the same

slide 46 of 67

46

Mixing circuit families




RIGHT Link-Joint picture


- Differences in circuit families are internal to Links
- The Link-Joint interface is always the same

slide 47 of 67

47



48



49

Time for 1-2 questions

slide 50 of 67


50

External test access

slide 51 of 67

51

External test access



To test software

- so many lines – so few exports

use

- interactive code debug
- to set states
- and breakpoints for single-step code, etc.


combine the best of both worlds

To test hardware

- so many wires – so few pins

use


- scan to share pins to read and write states/GO
- MrGO to control actions



slide 54 of 67

54

External test access: scan



slide 56 of 67

56


Measurements of throughput and power

[Roncken-Sutherland, Design and test of high-speed asynchronous circuits, J. Di and S.C. Smith (Eds.): Asynchronous Circuit Applications, Chapter 7, The Institute of Engineering and Technology (IET), 2020]

slide 57 of 67


57

The Weaver test chip (2015)




slide 58 of 67


58




59



60



62



65


References

for Link-Joint references, see: <https://arc.cecs.pdx.edu/publications>

- Ad Peeters, Frank te Beest, Mark de Wit, and Willem Mallon, [Click Elements: An Implementation Style for Data-Driven Compilation](#), In Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pages 3-14, 2010.
- Ivan Sutherland and Scott Fairbanks, [GasP: A Minimal FIFO Control](#), In Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pages 46-53, 2001.
- Cuong Chau, Warren Hunt Jr., Marly Roncken, and Ivan Sutherland, [A Framework for Asynchronous Circuit Modeling and Verification in ACL2](#), In O. Strichman and R. Tzoref-Brill (Eds.), Proc. Haifa Verification Conference (HVC), Springer International Publishing, LNCS 10629, pages 3-18, 2017.
- Gennette Gill, Vishal Gupta, and Montek Singh, [Performance Estimation and Slack Matching for Pipelined Asynchronous Architectures with Choice](#), In Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 449-456, 2008.
- T. E. Williams, M. Horowitz, R. L. Alverson, and T. S. Yang, [A self-timed chip for division](#), In Advanced Research in VLSI (ARVLSI), P. Losleben (Ed.), MIT Press, pages 75-95, 1987.

slide 66 of 67

66



THANK YOU!

Title: TECOTOSH
TEnsion + COmpression + TOrsion + SHear

Location: Maseeh College
Installed: March 2006.
Dimensions: 130' x 40' x 40'.
Materials: Stainless steel truss, laminated dichroic glass, stainless steel cables and hardware. Aluminum light housings.

Engineers:
Bob Grummel and Grant Davis.
Project Manager: Oanh Tran.

slide 67 of 67

67