

Introduction to Asynchronous Design

Rajit Manohar

**Asynchronous VLSI and Architecture (AVLSI) Group
Computer Systems Lab, Yale University**

<https://avlsi.cs1.yale.edu/>


<https://cs1.yale.edu/~rajit/>

<https://avlsi.cs1.yale.edu/act>


Approaches to computation

	Discrete Time	Continuous Time
Discrete Value	Digital, synchronous logic	Digital, asynchronous logic
Continuous Value	Switched-capacitor analog	General analog computation

Explicit versus implicit synchronization



*Synchronous
computation*



*Asynchronous
computation*

I. The gap between average and max delay

- Slow part: computing carries
 - ❖ ... but only in the worst-case!


$$\begin{array}{r} & 1 & 1 & 0 & 0 & 0 \\ & \textcolor{pink}{1} & 0 & 1 & 1 & 0 & 0 \\ + & 0 & 1 & 1 & 0 & 1 & 0 \\ \hline & 1 & 0 & 0 & 0 & 1 & 1 & 0 \end{array}$$

Theorem [von Neumann, 1946]. The average-case latency for a ripple carry binary adder is $O(\log N)$ for i.i.d. inputs

A.W. Burks, H.H. Goldstein, J. von Neumann. *Preliminary discussion of the logical design of an electronic computing instrument.* (1946)

I. The gap between average and max delay

- Standard adder tree
 - ❖ $O(\log N)$ latency
- Hybrid adder tree
 - ❖ Tree adder + ripple adder



Theorem [Winograd, 1965]. The worst-case latency for binary addition is $\Omega(\log N)$

Theorem. The average-case latency of the hybrid asynchronous adder is $O(\log \log N)$ for i.i.d. inputs


Theorem. The average-case latency of the hybrid asynchronous adder is optimal for any input distribution

S.O. Winograd. *On the time required to perform addition*. JACM (1965)

R. Manohar and J. Tierno. *Asynchronous parallel prefix computation*. IEEE Transactions on Computers (1998)

II. Data-driven power management

- Low power FIR filter
 - ❖ External, synchronous I/O
 - ❖ Monitor occupancy of FIFOs
 - ❖ Speed up/slow down using adaptive power supply
- Break-point add/multiply
 - ❖ Detect when top half of operand is required
 - ❖ Dynamically switch between full width and half width arithmetic






L. Nielsen and J. Sparso. A Low-power Asynchronous Datapath for a FIR filter bank. Proc. ASYNC (1996)

II. Data-driven power management

- Width-adaptive numbers



- ❖ Compress leading 0's and 1's

$$\begin{array}{r}
 0\ 0\ 0\ \dots\ 0\ 0\ 0\ 1 \\
 + 0\ 0\ 0\ \dots\ 0\ 0\ 0\ 1 \\
 \hline
 0\ 0\ 0\ \dots\ 0\ 0\ 1\ 0
 \end{array} \quad v/s \quad
 \begin{array}{r}
 0\ 1 \\
 + 0\ 1 \\
 \hline
 0\ 1\ 0
 \end{array}$$




R. Manohar. Width-Adaptive Data Word Architectures. Proc. ARVLSI (2001)

III. Elasticity of pipelines




Asynchronous computation is^{}
robust to changes in circuit-
level pipelining!*







III. Elasticity of pipelines


- Asynchronous FIR filter
 - Data arrives at variable rates
 - Data rates are *predictable*
- Fixed amount of *time* for async computation
- Variable number of *clock cycles* for the fixed time budget



IV. Timing robustness






V. Low noise and low EMI



VI. Continuous-time information processing

- Continuous-time digital signal processing
- Automatic adaptation to input bandwidth
- No aliasing from sampling process



B. Schell, Y. Tsividis. A clockless adc/dsp/dac system with activity-dependent power dissipation and no aliasing. Proc. ISSCC (2008)

Y. Chen, X. Zhang, Y. Lian, R. Manohar, Y. Tsividis. A Continuous-Time Digital IIR Filter with Signal-Derived Timing and Fully Agile Power Consumption. *IEEE Journal of Solid-State Circuits*, 53(2):418-430 (JSSC), February 2018.