


Links and Joints

PART 2: gate-level design


Marly Roncken, Ebele Esimai, and Ivan Sutherland
 Asynchronous Research Center
 Maseeh College of Engineering and Computer Science
 Portland State University
ASYNC 2022 Summer School, 13 June 2022

slide 1 of 67


1



4




6



7


Link-Joint Interface



slide 10 of 67

10

Link-Joint Interface



slide 11 of 67

11

Link: gate-level design


- Set-Reset

slide 12 of 67

12


Set-Reset Link

two-phase protocol + normally-opaque bundled data




slide 13 of 67

13




14




15




16




17




19




20




22



23




26




27



28



29




slide 31 of 67


Joint: gate-level design

- without data
- with data

slide 32 of 67



slide 34 of 67




slide 35 of 67

Link-Joint gate-level communication model

slide 36 of 67

36


Gate-level communication model



slide 37 of 67

37

Gate-level communication model




slide 38 of 67

38

Gate-level communication model

[Chau et al., A Framework for Asynchronous Circuit Modeling and Verification in ACL2, HVC 2017]



slide 39 of 67

39

Time for 1-2 questions

slide 40 of 67


40

Mixing circuit families

slide 41 of 67

41

Mixing circuit families




WRONG Link-Joint picture

- Differences in circuit families are internal to Links
- The Link-Joint interface is always the same

slide 46 of 67

46

Mixing circuit families




RIGHT Link-Joint picture

- Differences in circuit families are internal to Links
- The Link-Joint interface is always the same

slide 47 of 67

47

Mixing circuit families




- RIGHT Link-Joint picture**
- Differences in circuit families are internal to Links
 - The Link-Joint interface is always the same

slide 48 of 67

48

Mixing circuit families: example



slide 49 of 67

49

Time for 1-2 questions

slide 50 of 67


50

External test access

slide 51 of 67

51

External test access



To test software

- so many lines – so few exports

use

- interactive code debug
- to set states
- and breakpoints for single-step code, etc.

combine the best of both worlds

To test hardware

- so many wires – so few pins


use

- scan to share pins to read and write states/GO
- MrGO to control actions

slide 54 of 67

54

External test access: scan



slide 56 of 67

56


Measurements of throughput and power

[Ronken-Sutherland, Design and test of high-speed asynchronous circuits, J. Di and S.C. Smith (Eds.): Asynchronous Circuit Applications, Chapter 7, The Institute of Engineering and Technology (IET), 2020]

slide 57 of 67

57

The Weaver test chip (2015)




slide 58 of 67

58


Weaver overview

8 recirculating rings provide high-speed data for the switch



slide 59 of 67


59



slide 60 of 67

60


Performance without clocks (Weaver)



slide 62 of 67

62

Power versus Data (ring 3)



slide 65 of 67

65

References

for Link-Joint references, see: <https://arc.cecs.pdx.edu/publications>

- Ad Peeters, Frank te Beest, Mark de Wit, and Willem Mallon,
[Click Elements: An Implementation Style for Data-Driven Compilation](#),
In Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC),
pages 3-14, 2010.
- Ivan Sutherland and Scott Fairbanks,
[GasP: A Minimal FIFO Control](#),
In Proc. IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC),
pages 46-53, 2001.
- Cuong Chau, Warren Hunt Jr., Marly Roncken, and Ivan Sutherland,
[A Framework for Asynchronous Circuit Modeling and Verification in ACL2](#),
In O. Strichman and R. Tzoref-Brill (Eds.), Proc. Haifa Verification Conference (HVC),
Springer International Publishing, LNCS 10629, pages 3-18, 2017.
- Gennette Gill, Vishal Gupta, and Montek Singh,
[Performance Estimation and Slack Matching for Pipelined Asynchronous Architectures with Choice](#),
In Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD),
pages 449-456, 2008.
- T. E. Williams, M. Horowitz, R. L. Alverson, and T. S. Yang,
[A self-timed chip for division](#),
In Advanced Research in VLSI (ARVLSI), P. Losleben (Ed.), MIT Press, pages 75-95, 1987.

slide 66 of 67

66



67