Custom async circuit design from production rules to netlist

Benjamin Hill

benjamin.hill@intel.com

ASYNC Summer School 2022

Legal Information

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

Your costs and results may vary.

Results have been estimated or simulated

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Implementing custom circuit designs

Our task:

Given a gate-level system expressed as production rule set (PRS), generate netlist (SPICE) and physical implementation (layout)

Do as little full custom design as possible!

Stay tuned for later sessions describing more automated parts of the Yale physical implementation flow



Production rule basics

Production rule sets form gates



Custom design flow



CMOS transistors





CMOS transistors



Transistor operation: cutoff



Transistor operation: channel formation



Transistor operation: saturation



Transistor operation: cutoff





Layout and sizing





Design rules

set of geometric restrictions intended to yield high probability of correct fabrication, operation, and lifetime

Table 3 Table 2 - Minimum CDs	in Design or on Waf	er, required by Tech	nology (Core or P	eriphery)	
Layer Name	Feature Size	Space Size	Feature Name	Space Name	
Field Oxide	0.14	0.27	FOMCD	FOMCDSP	
Deep N-Well	3	6.3	DNMCD	DNMCDSP	
P-Well Block Mask	0.84	1.27	PWBMCD	PWBMCDSP	
P-Well Drain Extended	0.84	1.27	PWDEMCD	PWDEMCDSP	
N-Well	0.84	1.27	NWMCD	NWMCDSP	
Metal 1	0.14	0.14	MM1CD	MM1CDSP	
Metal 1 - Cu	0.14	0.14	MM1_CuCD	MM1_CuCDSP	
Via	0.15	0.17	VIMCD	VIMCDSP	
Via - Cu	0.18	0.13	VIM_CuCD	VIM_CuCDSP	
Capacitor MiM	2	0.84	CAPMCD	CAPMCDSP	
Metal 2	0.14	0.14	MM2CD	MM2CDSP	
Metal 2 - Cu	0.14	0.14	MM2_CuCD	MM2_CuCDSP	
Via 2-TNV	0.28	0.28	VIM2CD	VIM2CDSP	
Via 2-S8TM	0.8	0.8	VIM2CD	VIM2CDSP	





https://github.com/asyncvlsi/sky130l

Sizing – how and why

- W, L, lambda
- ACT sizing body, prs body, default config
- Gates drive capacitance: think of simple R-C circuit
- Switching burns energy: charge and discharge capacitor
- Always trading off energy/area/performance

Transistor performance scaling intuition

Transistor device with width and length parameters

What happens as we vary them?







current through resistor (aka "drive strength") is inversely proportional to effective resistance

 $I = \frac{1}{R}$



Increased resistance, decreased current

Transistor performance scaling intuition



Key performance metric:

current through transistor effective resistance "drive strength"



Digital designer summary

Use NMOS in pull-down network, PMOS in pull-up \Rightarrow single stage logic is always inverting

Transistor drive strength $\propto \frac{Width}{Length}$ \Rightarrow use minimum gate length for digital logic (usually)

State-holding gates

Combinational vs state-holding gates

Combinational

• Either UP or DOWN (but not both) is always conducting

State-holding

- At times neither UP nor DOWN is conducting
- out is undriven and maintains its previous value

Interfering

- Both UP and DOWN conducting simultaneously
- Causes short-circuit/crowbar current through gate, should not be more than transient



Example state-holding gate: Muller C-element



a & b -> out+ ~a & ~b -> out-



a & b -> _out- _out -> out-~a & ~b -> _out+ ~_out -> out+



a & b #> _out-_out => out-

not CMOS implementable!

inverting C-element plus inverter

shorthand syntax

а	b	out
0	0	0
0	1	hold previous state
1	0	hold previous state
1	1	1

Problem: undriven dynamic nodes



а	b	_out		
0	0	1		
0	1	hold previous state		
1	0	hold previous state		
1	1	0		



C-element PRS to SPICE example

```
defproc celem (bool? a,b; bool! out)
{
    bool _out;
    prs {
        a & b #> _out-
        _out => out-
    }
}
```





SPICE basics	Define new subcircuit (cell):	<pre>* act defproc: inv<> * raw ports: in out</pre>
	.subckt name ports	.subckt inv in out
		*.PININFO in:I out:O
	Commonte bagin with *	*.POWER VDD Vdd * DOWER CND CND
	Metadata generated by prs2pet	* POWER NSUB GND
	neculata generatea by proznet	*.POWER PSUB Vdd
		* node flags
		<pre>* out (combinational)</pre>
		* end node flags
	MOSFET instances:	MO_ Vdd in out Vdd p W=1.5U L=0.6U
	Mname D G S B type <param=val></param=val>	M1_ GND in out GND n W=0.9U L=0.6U
	End of inv subcircuit:	ends
		* end of process: inv<>
		* act defproc: buf<>
		* raw ports: in out
		.subckt buf in out
Instan	tiate subcircuits hierarchically:	<pre>xstage1 inout inv</pre>
	xname ports cellname	xstage2out out inv
		•enas

C-element PRS to SPICE example

C-element with weak keeper staticizer

```
defproc celem (bool? a,b; bool! out)
{
    bool _out;
    prs {
        a & b #> _out-
        _out => out-
    }
}
```





C-element with combinational feedback

```
defproc celem_comb (bool? a,b; bool! out)
{
    bool _out;
    prs {
      [comb=1] a & b #> _out-
      _out => out-
    }
}
```





van Berkel C-element

```
defproc celem H (bool? a,b; bool! out)
  bool _out;
  bool nmid[2], pmid[2];
  prs {
    // N-stack
    [keeper=0] a -> nmid[0]-
    [keeper=0] b -> nmid[1]-
    passn (out, nmid[0], nmid[0])
    passn (b, nmid[0], _out)
    passn (a, nmid[1], _out)
    // Symmetric P-stack, out inverter
    ...
```





Simulation options

	Gate level	Switch level	Analog
simulator	prsim, actsim	irsim	Хусе
input	ACT PRS	.sim	SPICE
to generate	write directly or use e.g. chp2prs	prs2sim	prs2net
model	unit delay	RC delay	full analog
fidelity	lowest	medium	highest
speed	fastest	fast	slow

Full custom flow example

