From Dataflow to Circuits

Montek Singh UNC Chapel Hill

ASYNC 2024 Summer School Week 1: July 1

Outline

* Circuit implementation style

- MOUSETRAP
- * Design example
 - Greatest-Common Divisor (GCD)

Implementation of asynchronous pipelines

MOUSETRAP Circuit Style

MOUSETRAP Pipelines

[Singh/Nowick, ICCD 2001 & TVLSI 2007]

Simple asynchronous implementation style, uses...

- transparent D-latches + standard combinational function logic
- *simple control*: 1 gate/pipeline stage
- Uses a "capture protocol": Latches are ...
 - normally transparent while waiting for data
 - become opaque after data arrives

Control Signaling: *transition-signaling* = 2-*phase*

Goals:

- fast cycle time
- simple inter-stage communication
- standard cell implementation

MOUSETRAP: A Basic FIFO

Stages communicate using *transition-signaling*:



MOUSETRAP: A Basic FIFO (contd.)

Latch controller (XNOR) acts as "phase converter":

2 distinct transitions (up or down) → pulsed latch enable



Latch is disabled exchange is "dome"

MOUSETRAP: FIFO Cycle Time



MOUSETRAP: Pipeline With Logic

Simple Extension to FIFO:

insert *logic block* + *matching delay* in each stage



"Bundled Data" Requirement:

• each "req" must arrive after data inputs valid and stable

Fork

* A fork stage has two (or more) successors

- same data and req sent to all
- wait for ack from all



Fork Stage

Fork



Join



Join Stage

Join



Arbitration Stage

- * Two input channels, two output channels
- * Only one input read
 - whichever arrives first
 - ... goes out on the corresponding output
- * Seitz' Mutex is the core
 - [from Brunvand's thesis]
 - surrounding logic adapts it to transition signals



Merge without (or after) Arbitration

- * A merge stage has two
 (or more) predecessors
 - data is taken from whichever input channel has a new request
- ***** Assumption:
 - no arbitration needed
 - input channels are mutually exclusive



Merge w/o arbitration

Merge without (or after) Arbitration

* Datapath

 mux controlled by change detectors on input channels





Conditional Select (or event mux)

* Two data inputs and one select

- first read select
- then:
 - based on select, read one of the inputs
 - ➤ do not read the other input

datapath

≻mux + latch



Conditional Select (or event mux)







Conditional Split (or router)

* One data input and one select

- first read data + select
- then:
 - based on select, send data along one output channel



Conditional Split (or router)



req₀

req₁

ack₀

 ack_1

Timing Constraints

Setup constraint: matched delay

Hold Time constraint:

Data must be safely "captured" by Stage N before new inputs arrive from Stage N-1

 Stage N's "self-loop" faster than entire path through previous stage



Example: Greatest Common Divider

Euclid's GCD algorithm



- * Example
 - gcd(42, 28)
 - (14, 28)
 - (14, 14)
 - (14, 0)
 - → 14

Euclid's GCD algorithm



B

i A

mux

mux

a-h

b-a

b

Better area version





- * Example
 - gcd(42, 28)
 - (14, 28)
 - (28, 14)
 - (14, 14)
 - (0, 14)
 - (14, 0)
 - → 14



Dataflow: WHILE loop structure





GCD implementation





GCD implementation



GCD implementation



GCD chip

Faster Design

Slower Design

Layout

***** Layout and fab:

• 0.13um, standard cell



GCD chip

* Testing:

- Full scan for latches
- Combinational test patterns generated (Shi 2005) gave 98% coverage
- Functional tests for timing violations (Gill 2006)

* Evaluation:





* Operates correctly over a wide voltage range



* Impact of voltage variation on power consumption



***** Impact of temperature performance



References

- Feng Shi, Yiorgos Makris, Steven M. Nowick, and Montek Singh. "Test generation for ultra-high-speed asynchronous pipelines." ITC 2005.
- Gennette Gill. Analysis and Optimization for Pipelined Asynchronous Systems. PhD thesis. UNC Chapel Hill. 2010.
- * Gennette Gill, A. Agiwal, M. Singh, F. Shi, Y. Makris, "Low-Overhead Testing of Delay Faults in High-Speed Asynchronous Pipelines." ASYNC 2006.
- * Montek Singh and Steven Nowick. "MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines." ICCD 2001.
- * Montek Singh and Steven Nowick. "MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines." TVLSI 2007.
- * Gennette Gill, J. Hansen, A. Agiwal, L. Vicci and M, Singh. "A High-Speed GCD Chip: A Case Study in Asynchronous Design." ISVLSI 2009.