

EENG 426/CPSC 459/ENAS 876 Silicon Compilation

Single-variable register

Computer Systems Lab
<http://csl.yale.edu/~rajit>

Fall 2018

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

1 / 9

Single variable register

Single-variable register:

```
*[[ $\bar{P} \rightarrow P?x$   
   $\bar{Q} \rightarrow Q!x$   
  ]]
```

The process stores one bit of information in local variable x , which can be read or written.

The environment can communicate on P or Q in any order, but mutual exclusion among the two communication actions is guaranteed.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

2 / 9

Handshaking expansion

Handshaking expansion:

```
*[[ $pti \vee pfi \rightarrow [pti \rightarrow x\uparrow \mid \neg pti \rightarrow x\downarrow]; po\uparrow;$   
   $\neg pti \wedge \neg pfi]; po\downarrow$   
  
   $qi \rightarrow [x \rightarrow qto\uparrow \mid \neg x \rightarrow qfo\uparrow]; [\neg qi]; qto\downarrow, qfo\downarrow$   
  ]]
```

Passive protocol on both P and Q .

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

3 / 9

Handshaking expansion

Write part:

```
*[[ $pti \rightarrow x\uparrow \mid pfi \rightarrow x\downarrow]; po\uparrow; [\neg pti \wedge \neg pfi]; po\downarrow$ ]
```

Production rules:

$$\begin{array}{ll} pti \mapsto x\uparrow & pti \wedge x \vee pfi \wedge \neg x \mapsto po\uparrow \\ pfi \mapsto x\downarrow & \neg pti \wedge \neg pfi \mapsto po\downarrow \end{array}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

4 / 9

Handshaking expansion

Read part:

$*[[x \wedge qi \rightarrow qto\uparrow \parallel \neg x \wedge qi \rightarrow qfo\uparrow]; [\neg qi]; qto\downarrow, qfo\downarrow]$

Production rules:

$$\begin{array}{ll} x \wedge qi \mapsto qto\uparrow & \neg qi \mapsto qto\downarrow \\ \neg x \wedge qi \mapsto qfo\uparrow & \neg qi \mapsto qfo\downarrow \end{array}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

5 / 9

Dual-rail variables

Problem:

$pti \wedge x \vee pfi \wedge \neg x \mapsto po\uparrow$

We will need x and its inverse to turn this into a CMOS implementable circuit.

Solution: introduce the **inverted** version of x in the HSE

$$\begin{array}{ll} \dots; x\uparrow; \dots & \triangleright \dots; u\downarrow; v\uparrow; \dots \\ \dots; x\downarrow; \dots & \triangleright \dots; v\downarrow; u\uparrow; \dots \end{array}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

6 / 9

Dual-rail variables

Write part:

$*[[pti \rightarrow u\downarrow; v\uparrow \parallel pfi \rightarrow v\downarrow; u\uparrow]; po\uparrow; [\neg pti \wedge \neg pfi]; po\downarrow]$

$$\begin{array}{ll} pti \mapsto u\downarrow & pti \wedge v \vee pfi \wedge u \mapsto po\uparrow \\ pfi \mapsto v\downarrow & \neg pti \wedge \neg pfi \mapsto po\downarrow \\ \neg pfi \wedge \neg u \mapsto v\uparrow & \\ \neg pti \wedge \neg v \mapsto u\uparrow & \end{array}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

7 / 9

Dual-rail variables

Read part:

$*[[v \wedge qi \rightarrow qto\uparrow \parallel u \wedge qi \rightarrow qfo\uparrow]; [\neg qi]; qto\downarrow, qfo\downarrow]$

$$\begin{array}{ll} v \wedge qi \mapsto qto\uparrow & \neg qi \mapsto qto\downarrow \\ u \wedge qi \mapsto qfo\uparrow & \neg qi \mapsto qfo\downarrow \end{array}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

8 / 9

Environment considerations

If the environment can start the next request before the complete handshake is finished:

$$\neg po \wedge v \wedge qi \mapsto qto \uparrow$$

$$\neg po \wedge u \wedge qi \mapsto qfo \uparrow$$

$$\neg qto \wedge \neg qfo \wedge pti \mapsto u \downarrow$$

$$\neg qto \wedge \neg qfo \wedge pfi \mapsto v \downarrow$$

$$\neg qto \wedge \neg qfo \wedge (pti \wedge v \vee pfi \wedge u) \mapsto po \uparrow$$