

EENG 426/CPSC 459/ENAS 876

Silicon Compilation

Function block compilation

Computer Systems Lab

<http://cs1.yale.edu/~rajit>

Fall 2018

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

1 / 19

Function block decomposition

First step: control data decomposition

$$\begin{aligned} & * [L?x; R!f(x)] \\ \triangleright & \\ & * [L'; R'] \\ \parallel & * [L' \bullet L?x] \\ \parallel & * [R' \bullet R!f(x)] \end{aligned}$$

How do we implement:

$$* [R' \bullet R!f(x)]$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

3 / 19

Function evaluation

How do we implement the following CHP?

$$* [L?x; R!f(x)]$$

- pick representation for variables
- process decomposition
- parallel composition of parts

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

2 / 19

Function block decomposition

Another alternative is to design the computation of the function as a "filter" on the output of channel R .

Normal handshake on channel R :

$$* [R \uparrow; [ri]; R \downarrow; [\neg ri]]$$

$R \uparrow$: concurrent assignment of rails of R to a valid value

$R \downarrow$: concurrent assignment of rails of R to a neutral value

Environment:

$$* [[v(R)]; ri\uparrow; [n(R)]; ri\downarrow]$$

$v(R)$: true when the rails of R encode a valid data value

$n(R)$: true when the rails of R encode a neutral data value

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

4 / 19

Function block decomposition

We modify this as follows:

$$\begin{aligned} & * [R' \uparrow; [ri]; R' \downarrow; [\neg ri]] \\ \parallel & * [v(R')]; R \uparrow; n(R'); R \downarrow \end{aligned}$$

where the data sent on R is a function of the data transmitted on R' .

The value is computed “on the rails” while the communication action is being performed.

- R becomes valid only after R' is valid
- R becomes neutral only after R' is neutral

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

5 / 19

DI codes

Operations on rails (wires):

$$\{n(X)\}X \uparrow \{v(X)\}$$

$$\{v(X)\}X \downarrow \{n(X)\}$$

In each statement, there can be at most one assignment to each data rail used to encode values.

Some practical considerations:

- implementation of waits should be simple
- codes should be simple
- small number of wires

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

7 / 19

Delay-insensitive (DI) codes

We have been using dual rail codes for communication.

Codes where data is exchanged in a four phase protocol are delay insensitive when:

- we have valid and neutral values (disjoint)
- when bits change from a neutral to a valid value no intermediate value is neutral or valid
- when bits change from a valid to a neutral value no intermediate value is neutral or valid

What are valid and neutral values for dual rail codes?

(Note: valid/neutral values can be state-dependent)

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

6 / 19

DI codes

Distributive codes:

- X can be divided into sets of *subcodes*
- validity/neutral can be defined for subcodes
- If S is the set of subcodes, then
 - $(\forall y : y \in S : n(Y)) \Rightarrow n(X)$
 - $(\forall y : y \in S : v(Y)) \Rightarrow v(X)$

Dual rail codes are distributive in the obvious way.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

8 / 19

DI codes

Berger codes:

- Two parts: data bits and check bits.
- Initially data bits zero, check bits zero (neutral value)
- Check bits: # number of zeros in data
- Valid value: check bits consistent

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

9 / 19

Function block decomposition

We focus on the implementation of:

*[[v(X)]; Y↑; [n(X)]; Y↓]

When the code is distributive, we can apply the following transformations:

*[[v(X)]; Y↑; [n(X)]; Y↓]

▷

*[[(\wedge k :: v(X_k))]; Y↑; [(\wedge k :: n(X_k))]; Y↓]

▷

*[[(\wedge k :: v(X_k))]; (|| k :: Y_k ↑);
[(\wedge k :: n(X_k))]; (|| k :: Y_k ↓)]

]

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

11 / 19

DI codes

k-out-of-N codes:

- Initially all data bits are zero (neutral value)
- Valid value: k of the N bits are one

Some observations:

- One hot codes: $k = 1$
- Dual rail codes: $k = 1, N = 2$
- Any *subset* of codewords can be used as well

Sperner codes: $k = N/2$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

10 / 19

Function block decomposition

*[[(\wedge k :: v(X_k))]; (|| k :: Y_k ↑);
[(\wedge k :: n(X_k))]; (|| k :: Y_k ↓)]

▷

*[(|| k :: [v(X_k)]; Y_k ↑);
(|| k :: [n(X_k)]; Y_k ↓)]

▷

(|| k :: *[[v(X_k)]; Y_k ↑; [n(X_k)]; Y_k ↓])

Why are these transformations valid?

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

12 / 19

Function block examples

Example: complement

- $X_k = (xt_k, xf_k)$
- $Y_k = (yt_k, yf_k)$

```
* [[xtk ∨ xfk]; [xtk → yfk↑ ⊻ xfk → ytk↑];
  [¬xtk ∧ ¬xfk]; ytk↓, yfk↓
]
```

Production rules:

$$\begin{array}{ll} xt_k \mapsto yf_k \uparrow & xf_k \mapsto yt_k \uparrow \\ \neg xt_k \mapsto yf_k \downarrow & \neg xf_k \mapsto yt_k \downarrow \end{array}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

13 / 19

An adder function block

Design of a simple N -bit ripple-carry adder:

- Three inputs: a , b , and c
- Two outputs: s , d

We can use the function block compilation strategy, where we pretend for the moment that the carry-in for each bit of the adder is an input to the block.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

15 / 19

Function block examples

Example: logical AND

- $X_k = (at_k, af_k, bt_k, bf_k)$
- $Y_k = (yt_k, yf_k)$

```
* [[(atk ∨ afk) ∧ (btk ∨ bfk)];
  [atk ∧ btk → ytk↑ ⊻ afk ∨ bfk → yfk↑];
  [¬atk ∧ ¬afk ∧ ¬btk ∧ ¬bfk]; ytk↓, yfk↓
]
```

Production rules:

$$\begin{array}{ll} at_k \wedge bt_k \mapsto yt_k \uparrow & at_k \wedge bf_k \vee af_k \wedge (bt_k \vee bf_k) \mapsto yf_k \uparrow \\ \neg at_k \wedge \neg bt_k \mapsto yt_k \downarrow & \neg at_k \wedge \neg af_k \wedge \neg bt_k \wedge \neg bf_k \mapsto yf_k \downarrow \end{array}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

14 / 19

An adder function block

```
* [[(at ∨ af) ∧ (bt ∨ bf) ∧ (ct ∨ cf)];
  [at ∧ bt ∨ (a ≠ b) ∧ ct → dt↑
  ⊻ af ∧ bf ∨ (a ≠ b) ∧ cf → df↑
  ],
  [ct ∧ (a = b) ∨ cf ∧ (a ≠ b) → st↑
  ⊻ cf ∧ (a = b) ∨ ct ∧ (a ≠ b) → sf↑
  ];
  [¬at ∧ ¬af ∧ ¬bt ∧ ¬bf ∧ ¬ct ∧ ¬cf];
  dt↓, df↓, st↓, sf↓
]
```

Connect so that the d output of one stage is the c input for the next stage.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

16 / 19

Distribute the validity test

```
* [[at ∧ bt ∨ (a ≠ b) ∧ ct → dt↑
  []af ∧ bf ∨ (a ≠ b) ∧ cf → df↑
  ],
  ([ (at ∨ af) ∧ (bt ∨ bf) ∧ (ct ∨ cf)]; 
  [ct ∧ (a = b) ∨ cf ∧ (a ≠ b) → st↑
  []cf ∧ (a = b) ∨ ct ∧ (a ≠ b) → sf↑
  ]);
  [¬at ∧ ¬af ∧ ¬bt ∧ ¬bf ∧ ¬ct ∧ ¬cf];
  dt↓, df↓, st↓, sf↓
  ]]
```

The sum for bit position $k + 1$ waits for the carry-out of bit position k to be valid!

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

17 / 19

Adder: fblock production rules

Production rules:

$$at \wedge bt \vee (af \wedge bt \vee at \wedge bf) \wedge ct \mapsto dt\uparrow$$

$$\neg at \wedge \neg af \wedge \neg bt \wedge \neg bf \mapsto dt\downarrow$$

$$af \wedge bf \vee (af \wedge bt \vee at \wedge bf) \wedge cf \mapsto df\uparrow$$

$$\neg at \wedge \neg af \wedge \neg bt \wedge \neg bf \mapsto df\downarrow$$

$$ct \wedge (at \wedge bt \vee af \wedge bf) \vee cf \wedge (at \wedge bf \vee af \wedge bt) \mapsto st\uparrow$$

$$\neg ct \wedge \neg cf \mapsto st\downarrow$$

$$cf \wedge (at \wedge bt \vee af \wedge bf) \vee ct \wedge (at \wedge bf \vee af \wedge bt) \mapsto sf\uparrow$$

$$\neg ct \wedge \neg cf \mapsto sf\downarrow$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

19 / 19

Distribute the neutrality test

```
* [[at ∧ bt ∨ (a ≠ b) ∧ ct → dt↑
  []af ∧ bf ∨ (a ≠ b) ∧ cf → df↑
  ],
  ([ (at ∨ af) ∧ (bt ∨ bf) ∧ (ct ∨ cf)]; 
  [ct ∧ (a = b) ∨ cf ∧ (a ≠ b) → st↑
  []cf ∧ (a = b) ∨ ct ∧ (a ≠ b) → sf↑
  ]);
  [¬at ∧ ¬af ∧ ¬bt ∧ ¬bf → dt↓, df↓],
  [¬ct ∧ ¬cf → st↓, sf↓]
  ]]
```

The sum for bit position $k + 1$ waits for the carry-out of bit position k to be neutral!

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

18 / 19