

EENG 426/CPSC 459/ENAS 876

Silicon Compilation

Process decomposition

Computer Systems Lab

<http://csl.yale.edu/~rajit>

Fall 2018

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

1 / 8

Process decomposition

Another option:

$$P_2 \equiv *[[\bar{C} \rightarrow S \bullet C]]$$

for communication action S .

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

3 / 8

Process decomposition

Standard way to break up a large CHP program into smaller parts.

$$P_1 \equiv \dots; S; \dots$$

S : statement or group of actions

Break into:

$$P_1 \equiv \dots; C; \dots$$

$$P_2 \equiv *[[\bar{C} \rightarrow S; C]]$$

C : synchronization channel

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

2 / 8

Process decomposition

Example:

$$P \equiv \dots x := x + 1; \dots x := 0; \dots y := x$$

$$P_1 \equiv \dots I; \dots J; \dots K?y$$

$$\begin{aligned} P_2 \equiv & *[[\bar{I} \rightarrow x := x + 1; I \\ & \bar{J} \rightarrow x := 0; J \\ & \bar{K} \rightarrow K!x \\ &]]\end{aligned}$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

4 / 8

Control/data separation

A common approach to designing chips: divide the design into

- Control: many unique components
- Datapath: high degree of replication of individual components, typically for computation/arithmetic operations

Separate compilation of control part and data manipulation part.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

5 / 8

Control/data separation

In general:

$$S \triangleright C_S \parallel D_S$$

- Replace all data communication with bare channels
- Add processes that only send/receive data

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

7 / 8

Control/data separation

Example:

$$*[L?x; R!x]$$

x is a 32-bit variable.

Control part:

$$*[L'; R']$$

Data part:

$$*[L' \bullet L?x] \parallel *[R' \bullet R!x]$$

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

6 / 8

Control/data separation

Arithmetic operations:

- Transformations on the output of send operations
- Example: guard evaluation

Two different approaches to datapath:

- Robust to delays
- Standard combinational logic with matched delays

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

8 / 8