

# EENG 426/CPSC 459/ENAS 876

## Silicon Compilation

### Process decomposition

Computer Systems Lab

<http://csl.yale.edu/~rajit>

Fall 2018

# Process decomposition

Standard way to break up a large CHP program into smaller parts.

$$P_1 \equiv \dots; S; \dots$$

$S$ : statement or group of actions

Break into:

$$P_1 \equiv \dots; C; \dots$$

$$P_2 \equiv *[[\overline{C} \rightarrow S; C]]$$

$C$ : synchronization channel

# Process decomposition

Another option:

$$P_2 \equiv *[[\overline{C} \longrightarrow S \bullet C]]$$

for communication action  $S$ .

# Process decomposition

Example:

$$P \equiv \dots x := x + 1; \dots x := 0; \dots y := x$$

$$P_1 \equiv \dots I; \dots J; \dots K?y$$

$$P_2 \equiv \begin{array}{l} * [ \bar{I} \longrightarrow x := x + 1; \ I \\ \quad \bar{J} \longrightarrow x := 0; \ J \\ \quad \bar{K} \longrightarrow K!x \\ \quad ] \end{array}$$

# Control/data separation

A common approach to designing chips: divide the design into

- Control: many unique components
- Datapath: high degree of replication of individual components, typically for computation/arithmetic operations

Separate compilation of control part and data manipulation part.

# Control/data separation

Example:

$*[ L?x; R!x ]$

$x$  is a 32-bit variable.

Control part:

$*[ L'; R' ]$

Data part:

$*[ L' \bullet L?x ] \parallel *[ R' \bullet R!x ]$

# Control/data separation

In general:

$$S \triangleright C_S \parallel D_S$$

- Replace all data communication with bare channels
- Add processes that only send/receive data

Arithmetic operations:

- Transformations on the output of send operations
- Example: guard evaluation

Two different approaches to datapath:

- Robust to delays
- Standard combinational logic with matched delays