

EENG 426/CPSC 459/ENAS 876 Silicon Compilation

Well plugs. Pads

Computer Systems Lab
<http://csl.yale.edu/~rajit>

Fall 2018

Yale

AVLSI

Manohar


EENG 426: Silicon Compilation

Fall 2018

1 / 9

Wells

CMOS latchup



Well contacts prevent this pair from turning on.

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

2 / 9

Wells

- magic generates wells automatically
 - ... by bloating the diffusion region
- Try `:cif see CWP` or `:cif see CWN`
- *p*-type transistors in *n*-type well (connected to *V*_{dd})
- *n*-type transistors in *p*-type well (connected to GND)
- Use *substrate* (*well*) contacts
 - Contacts: `psc`, `nsc`

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

3 / 9

Chip I/O

To get signals on and off a chip:

- *Pads*: big metal “sandwich”
- Input/output pins on the chip are bonded to pads
- Wires from layout connected to pads
- Pad design rules don’t scale (bonding machines constrain them)

Organization:

- Periphery of chip
- Multiple layers
- Array pads

Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

4 / 9

Pads

Multiple types:

- Input pads
- Output pads
- Bidirectional pads
- Tristate pads

Others:

- Power supply pads
- Level shifting pads
- Analog (bare) pads
- LVDS pads, etc etc.

Yale

AVLSI

Manohar


EENG 426: Silicon Compilation

Fall 2018

5 / 9

Input pads

What do we know about the inputs from off-chip?



Yale

AVLSI

Manohar


EENG 426: Silicon Compilation

Fall 2018

6 / 9

Bidirectional and tristate pads

Why do we use this particular structure?



Yale

AVLSI

Manohar


EENG 426: Silicon Compilation

Fall 2018

7 / 9

Guard rings

Used to isolate sensitive parts of the circuit from "noisy" parts.



Yale

AVLSI

Manohar

EENG 426: Silicon Compilation

Fall 2018

8 / 9

Pad frame

