

EENG 4250/ENAS 8750 Introduction to VLSI System Design

Rajit Manohar

Computer Systems Lab
<http://csl.yale.edu/~rajit>

Fall 2025

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

1 / 17

Datapath: addition and subtraction

Recall: kill-propagate-generate (*kpg*) codes

$$cout = (cin \wedge P) \vee G$$

$$G = a \wedge b$$

$$P = a \vee b$$

Block codes:

$$G_{01} = G_1 \vee (G_0 \wedge P_1)$$

$$P_{01} = P_0 \wedge P_1$$

Yale

AVLSI

Manohar



EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

2 / 17

Manchester carry chain

Pass-gate implementation:



Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025


3 / 17

kpg codes

$$k = \neg a \wedge \neg b$$

$$g = a \wedge b$$

$$p = (a \wedge \neg b) \vee (\neg a \wedge b)$$



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

4 / 17

When lookahead is too slow...

Carry select (conditional sum) adder:



Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

5 / 17

Shifting



Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

6 / 17

Multiplication

Array multiplier:

- Brute-force solution
- Either add zero, or the operand
- Use lots of full adders

What happens? How fast is this?

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

7 / 17

Carry save adders

Trick: you just have to add up bits; the order doesn't matter.

- Full adder takes three bits, produces two

Change the way the carries are connected!

Structure?

Can we do better?

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

8 / 17

Memories

What makes them different from registers?

- Size
- Speed
- Access patterns

(For small amounts of storage, we use registers.)

Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

9 / 17

Memory organization



Core: storage elements

Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

10 / 17

Memory organization



Use one set of wires to read the output, another to select the word.

Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

11 / 17

Memory organization



Convert address into selection signals.

Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

12 / 17

Read only memory (ROM)

Read only memory:



Does this look familiar?

Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

13 / 17

Static RAM

Storage elements are not dynamic.



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

14 / 17

Dynamic RAM

Charge stored on a capacitor.



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

15 / 17

Dynamic RAM

Or even fewer transistors...



Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

16 / 17

Sense amplifiers



Equalize the bitlines before using the sense amplifier.