

EENG 4250/ENAS 8750 Introduction to VLSI System Design

Rajit Manohar

Computer Systems Lab
<http://csl.yale.edu/~rajit>

Fall 2025

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

1 / 14

Design organization

Logic design:

- Determine necessary functionality
- Identify data dependencies
- Pipelining
- Design datapath and control

Physical design:

- Datapath: simple arrayed cells
- Control: many unique cells
- Run wires straight
- Run data “horizontally,” control “vertically”

Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

2 / 14

Design organization



Representative values for sub-micron CMOS technology:

- Metal 1: $R_{\square} = 0.09\Omega/sq$; $C_{sub} = 32aF/\mu m^2$
- Metal 2: $R_{\square} = 0.09\Omega/sq$; $C_{sub} = 16aF/\mu m^2$
- Metal 3: $R_{\square} = 0.05\Omega/sq$; $C_{sub} = 10aF/\mu m^2$

Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

3 / 14

Design organization



How do we make the buses go faster? The control wires?

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

4 / 14

Floorplanning

Top-level layout organization:

- Placement of datapath blocks
- Position of buses and major wiring
- Metal layer usage
- Power, ground, clock distribution

A bad floorplan can be expensive:


- Area
- Cycle time
- Energy

Yale



Power and ground

Distributing power/ground should not be an afterthought.



Why might this be a problem? Floorplanning?

Yale



Clock distribution

A serious design challenge...

- RC delays don't scale with technology
- Clock skew

Tricks:

- Aggressive delay optimization
- Latches are transparent (some skew is ok)
- Multiple phases
- Delay matching
- Dynamic phase adjustment

Yale



Clock Distribution and Inductance

Clock distribution trees:

- Careful layout
- Plan clock distribution wires
- H-trees were popular; RC-trees are used

Inductance:

- Long wires
- Bonding wires to the package
- Board traces

Signals? Power supply?

Yale



I/O

To get signals on and off a chip:

- Pads: big metal “sandwich”
- Input/output pins on the chip are bonded to pads
- Wires from layout connected to pads
- Pad design rules don’t scale (bonding machines constrain them)

Organization:

- Periphery of chip
- Multiple layers
- Array pads

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

9 / 14

Pads

Multiple types:

- Input pads
- Output pads
- Bidirectional pads
- Tristate pads

Others:

- Power supply pads
- Level shifting pads
- Analog (bare) pads
- LVDS pads, etc etc.

Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

10 / 14

Input pads

What do we know about the inputs from off-chip?



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

11 / 14

Bidirectional and tristate pads

Why do we use this particular structure?



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

12 / 14

Guard rings

Used to isolate sensitive parts of the circuit from “noisy” parts.



Pad frame

