

EENG 4250/ENAS 8750 Introduction to VLSI System Design

Rajit Manohar

Computer Systems Lab
<http://csl.yale.edu/~rajit>

Fall 2025

Yale

AVLSI



Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

1 / 13

Charge sharing



Which is better?

Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

2 / 13

Charge sharing

Problem: *dynamic gate*



Example weak gate:

- weak nfet: $3\lambda \times 12\lambda$
- weak pfet: $3\lambda \times 8\lambda$

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

3 / 13

Drive strength

Recall:

$$I \propto \frac{W}{L}$$

W term from parallel paths; $1/L$ term:

- Sub-threshold, diffusion dominates;

$$I \propto \frac{dN}{dx} \propto \frac{1}{L}$$

- Above threshold, drift dominates;

$$I \propto E = -\frac{dV}{dx} \propto \frac{1}{L}$$

Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

4 / 13

Opposing transistors



- Voltage moves toward V_{dd} through pfets
 - Voltage moves toward GND through nfets
- Depends on the relative magnitude of the current.

Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

5 / 13

Combinational feedback



Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

6 / 13

Inverter behavior

At some point, the output of the inverter will change and turn off the pfet;

What determines this?

- W/L ratio of the transistors in the inverter!

Typical curve?

Yale

AVLSI


Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

7 / 13

Estimating charge sharing



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

8 / 13

Registers

Store state on capacitors:




Problems? Issues?

Yale



Registers

Add a staticizer:




Problems? Issues?

Yale



Registers

Safer design:



Problems? Issues?

Yale



Faster logic

We'd like to compute with nfets;

In particular, lots of parallel nfets...

Restoring combinational logic: results in long series pfet chains.

How do we fix this?

Yale



Precharge logic

Idea: each section of combinational logic has active and idle periods.

