

EENG 4250/ENAS 8750 Introduction to VLSI System Design

Rajit Manohar

Computer Systems Lab
<http://csl.yale.edu/~rajit>

Fall 2025

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

1 / 8

Faster logic

We'd like to compute with nfets;

In particular, lots of parallel nfets...

Restoring combinational logic: results in long series pfet chains.

How do we fix this?

Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

2 / 8

Precharge logic

Idea: each section of combinational logic has active and idle periods.



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

3 / 8

Precharge logic

How do we cascade these stages?



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

4 / 8

Domino logic

Or like this?



... how do we generate the complement of a signal?
... and what does the pipeline look like?

Yale



Charge sharing

We can mitigate charge-sharing problems in domino stages.

- Identify nodes in the nfet network that might cause problems
- Precharge those nodes to V_{dd} too!


If we keep the clocked gate at the “foot” of the domino stage, this is safe. (Why?)

Yale



np Domino logic

Alternating nfet and pfet stages:




Yale



Retiming

Problem: can't meet timing budget.



Obvious “solution:” add a pipeline stage...

Yale

