

EENG 4250/ENAS 8750 Introduction to VLSI System Design

Rajit Manohar

Computer Systems Lab
<http://csl.yale.edu/~rajit>

Fall 2025

Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

1 / 8

Retiming

Problem: can't meet timing budget.



Obvious "solution:" add a pipeline stage...

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

2 / 8

Retiming

Graph formulation:

- nodes correspond to "clouds" of combinational logic
- directed edges have integer weights
 - weight = # of flops on the edge
 - direction = direction of information flow

Simple pipeline:



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

3 / 8

Retiming

One safe transformation:



For a node n , we can define $\delta(n)$ to be this ϵ .

What does this correspond to, and why is it safe?

Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

4 / 8

Retiming

Broadcasting information:



When can we retime the graph to make sure all edges have > 0 flops?

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

5 / 8

Retiming

Start with a network with weights that are either zero or positive.

Theorem: Given a network with weighted graph G , there exists a suitable function δ on the nodes of G if and only if $G - 1$ has no negative weight cycles.

Proof?

Yale

AVLSI

Manohar



EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

6 / 8

Retiming

Broadcast problem:



Yale

AVLSI

Manohar


EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

7 / 8

C-slow retiming

What about:



One approach: scale register count by a factor c (e.g. $c = 2$)

- Called c -slow retiming

Yale

AVLSI

Manohar

EENG 4250/ENAS 8750: VLSI Systems

Fall 2025

8 / 8