Asynchronous VLSI and Architecture about   people   research   papers   chips   sponsors   news
adder analysis applications architecture arrays asymmetric automated cell chip circuits computation concurrent core data dataflow density design digital dimensional dynamic energy-efficient fault floating-point fpga gps integrated large-scale logic model networks neurosynaptic parallel pipeline power processor programmable reduce routing sensor simulation speed spiking static synthesis systems techniques technology verification vlsi wireless