Rajit Manohar

 $Computer\ Systems\ Lab$ Office: (203) 432-7040 Dunham Lab 504, Yale University Fax: (203) 432-7481 10 Hillhouse Avenue http://csl.yale.edu/~rajit/ $New\ Haven,\ CT\ 06520\text{-}8267$ rajit.manohar@yale.edu

Education:

Pn.D. 1998	Advisor: Alain J. Martin
M.S. 1995 B.S. 1994	Computer Science, California Institute of Technology Engineering and Applied Science, California Institute of Technology Advisor: K. Mani Chandy
1990-92	Computer Science and Engineering, Indian Institute of Technology, Bombay

Pr

Professional Experience:			
1/2017-	John C. Malone Professor of Electrical Engi Professor of Computer Science Founded the Computer Systems Lab	neering Yale University	
1/2015 7/2012 8/1998– 12/2016	Stephen H. Weiss Presidential Fellow Professor, ECE & Cornell Tech Assistant, Associate, and Full Professor, EC Founded the Computer Systems Lab	Cornell University	
1995–1998	Research Assistant	California Institute of Technology	
$\underline{Administrative}$			
1/2023-	Deputy Dean for Research School of Engineering and Applied Science	Yale University (inaugural appointment)	
1/2015- $4/2015$	Associate Dean for Research Cornell Tech, New York City	Cornell University	
$\begin{array}{c} 11/2012 - \\ 12/2014 \end{array}$	Associate Dean for Academic Affairs Cornell Tech, New York City (inaugural app	Cornell University pointment)	
1/2010-6/2012	Associate Dean for Research & Graduate St College of Engineering	udies Cornell University	
\underline{Other}			
8/2005-12/2005	Visiting Scientist Microsystems Technology Laboratories	Massachusetts Institute of Technology	
2004-2010	Founder and CTO On leave from Cornell, 8/2005–7/2007	Achronix Semiconductor	

Honors and Awards:

Research and Technology:

- 2023 Best paper award, ASYNC
 For "Timed Signaling Processes." One paper selected each year.
- 2023 Best paper nominee, ASYNC
 For "Opportunistic Mutual Exclusion." Three papers nominated.
- 2023 Paper selected for ISCA-50's 25-year retrospective
 For "Hardware-Software Co-Design for Brain Computer Interfaces." Papers selected from the past 25 years of the ISCA conference.
- 2023 Best paper award, ISCA
 For "SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer
 Interfacing." Two papers selected each year.
- 2022 IEEE Fellow
 For "contributions to the design and implementation of asynchronous circuits and systems."
- 2021 Best paper nominee, ASYNC For "Fluid: An Asynchronous High-level Synthesis Tool for Complex Program Structures."
- 2021 Paper selected for IEEE Micro Top Picks from Computer Architecture Conferences For "Hardware-Software Co-Design for Brain-Computer Interfaces."
- 2020 Best paper award, ASYNC
 For "Cyclone: a static timing and power analysis engine for asynchronous circuits."
- 2019 Best paper nominee, ASYNC For "AMC: An Asynchronous Memory Compiler."
- 2017 Best paper nominee, ASYNC For "The Eventual C-Element Theorem for Delay-Insensitive Asynchronous Circuits."
- 2016 TrueNorth neuromorphic chip inducted into the Computer History Museum
- 2016 Inaugural Misha Mahowald Prize for Neuromorphic Engineering
 For the TrueNorth project with IBM Research. The prize is for "outstanding research in neuromorphic engineering, worldwide" and is awarded to a project.
- 2016 Best paper nominee, ASYNC For "Gradual Synchronization."
- 2016 IBM Research 2014 Pat Goldberg Math/CS/EE Best Paper Award (first place)
 For "A Million Spiking-Neuron Integrated Circuit with a Scalable Communication
 Network and Interface." Selected annually from papers with IBM co-authors.
- 2016 Paper selected as one of the "Best of Computer Architecture Letters" in 2015 For "Comparing Stochastic and Deterministic Computing." Four papers selected.
- 2015 R&D 100 Award for the TrueNorth project in the IT/Electrical category
- 2015 Invited "keynote" paper, IEEE Transactions on CAD
 Paper: "TrueNorth: Design and Tool Flow of a 65mW 1 Million Neuron Programmable Neurosynaptic Chip."
- 2015 Best paper nominee, ASYNC
 For "Analyzing Isochronic Forks with Potential Causality."
- 2014 ACM Gordon Bell Prize finalist, Supercomputing For "Real-time Scalable Cortical Computing at 46 Giga-Synaptic OPS/Watt with $\approx 100 \times$ Speedup in Time-to-Solution and $\approx 100,000 \times$ Reduction in Energy-to-Solution."
- 2014 Best paper nominee, ASYNC
 For "Low Power Asynchronous VLSI with NEM Relays."

- 2013 Best paper award, ASYNC For "Inverting Martin Synthesis for Verification."
- 2012 Best paper award, ASYNC
 For "A Digital Neurosynaptic Core Using Event-Driven QDI Circuits."
- 2010 Best paper award, ASYNC
 For "An Operand-Optimized Asynchronous IEEE 754 Double-precision floatingpoint adder."
- 2010 Best paper nominee, ASYNC For "An Asynchronous FPGA with Two-Phase Enable Scaled Routing."
- 2009 IET Start-up Innovation Award, Achronix Semiconductor For development of asynchronous FPGA technology.
- 2007 Best paper award, High Performance Embedded Computing
 For "Enabling Cognitive Architectures for UAV Mission Planning."
- 2006 Best paper award, ASYNC For "A level-crossing Flash Asynchronous Analog-to-Digital Converter."
- 2006 Elected Fellow of the World Technology Network
- 2006 Globus Indus Technovators Award
- 2006 Invited participant, NAE Frontiers of Engineering Symposium
- 2005 Best paper nominee, ASYNC
 For "BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor."
- 2005 IEEE Fred Ellersick Award for best unclassified paper at MILCOM For "Dense Sensor Networks are also Energy-efficient: when more is less."
- 2005 MIT Technology Review's TR35: top 35 young innovators under 35 For contributions to low power microprocessor design.
- 2004 Best paper award, IASTED Parallel and Distributed Computing and Systems For "Δ-dataflow networks for event-stream processing."
- 2001 MIPS paper in Caltech Computer Science 25th Anniversary Selected Bibliography Each Caltech CS faculty member selected two papers from their career.
- 2000 NSF CAREER award
- 1996 National Semiconductor Corporation Graduate Fellowship
- 1993 Caltech Merit Award
- 1992 IIT Bombay Academic Award for being ranked 1st in the Institute
- 1991 IIT Bombay Academic Award for being ranked 1st in the Institute
- 1990 Gold Medal, National Standard Examination in Physics, India

Teaching:

- 2016 Professor of the Year at Cornell Tech Selected by the Cornell Tech student body; three per year across all degree programs.
- 2014 Stephen H. Weiss Presidential Fellow
 For "a sustained record of effective, inspiring, and distinguished teaching of undergraduate students." Cornell's highest teaching honor and a permanent designation.
- 2012 Kenneth A. Goldman '71 Excellence in Teaching Award
 One of multiple named teaching awards in the College of Engineering at Cornell.
- 2009 Ruth and Joel Spira Excellence in Teaching Award Cornell ECE departmental teaching award.
- 2005 Ruth and Joel Spira Excellence in Teaching Award Cornell ECE departmental teaching award.

- 2004 Michael Tien '72 Excellence in Teaching Award
 One of multiple named teaching awards in the College of Engineering at Cornell.
- 2001 Sonny Yau '72 Excellence in Teaching Award
 One of multiple named teaching awards in the College of Engineering at Cornell.
- 2001 Cornell University IEEE Teacher of the Year Award Selected by the undergraduate IEEE student chapter.
- 2000 Tau Beta Pi and Cornell Society of Engineers Excellence in Teaching Award One per year in the College of Engineering, selected by direct student vote.

<u>Member:</u> Tau Beta Pi; Sigma Xi; IEEE; ACM

Professional Activities:

Academic:

Steering Committee Member

IEEE International Symposium on Asynchronous Circuits and Systems, 2007–2012, 2020–

Associate Editor

IEEE Transactions on VLSI, 2007–2009

Program Co-Chair

11th IEEE International Symposium on Asynchronous Circuits and Systems, March 2005

Program Topic Co-Chair

Conference on Design, Automation and Test in Europe, March 2003

Program Committees

ACM Multimedia Workshop on asynchronous video (2023); Asia and South Pacific Design Automation Conference (2016–2018); IEEE International Conference on Event-based Control, Communication, and Signal Processing (2015–2017); IEEE International Symposium on Asynchronous Circuits and Systems, (2001–2021); International Conference on Nano-Networks (2008, 2009); International Conference on Computer Design (2006); International Conference on Computer Aided Design (2005); Conference on Design, Automation and Test in Europe (2005); International Conference on Supercomputing (2002); Workshop on Open-Source EDA Technology (2020–2022)

Reviewer: Proposals and Funded Projects

Air Force Research Labs; Agency for Science, Technology, and Research, Singapore; Army Research Office; US-Israel Bi-national Science Foundation; Defense Threat Reduction Agency; Israel Science Foundation; IWT Brussels, Belgium; US National Science Foundation; Natural Sciences and Engineering Research Council, Canada; Netherlands Organization for Scientific Research; Research Grants Council of Hong Kong; Singapore National Research Foundation; Swiss National Science Foundation

Journal Reviewer

ACM Transactions on Design Automation of Electronic Systems (TODAES); ACM Transactions on Programming Languages and Systems (TOPLAS); ACM Transactions on Reconfigurable Technology and Systems (TRETS); ACM Computing Surveys; Communications of the ACM (CACM); Formal Aspects of Computing (FAC); IEEE Computer; IEEE Journal of Solid-State Circuits (JSSC); IEEE Signal Processing Letters; IEEE Transactions on Biomedical Circuits and Systems (TBioCAS); IEEE Transactions on Circuits and Systems (TCAS I and II); IEEE Transactions on Computer Aided Design (TCAD); IEEE Transactions on Computers (TC); IEEE Transactions on Parallel and Distributed Systems (TPDS); IEEE Transactions on VLSI (TVLSI); IET Computers and Digital Techniques; Information Processing Letters (IPL); INTEGRATION: The VLSI Journal; Nature Communications; Neural Computation (NECO); Proceedings of the IEEE (PIEEE); Science Advances

Conference Reviewer

Conference on Advanced Research in VLSI (ARVLSI); Design Automation Conference (DAC); European Conference on Parallel and Distributed Computing; International Conference on Parallel Architectures and Compilation Techniques (PACT); International Parallel Processing Symposium (IPPS); International Parallel and Distributed Processing Symposium (IPDPS); International Symposium on Asynchronous Circuits and Systems (ASYNC); International Symposium on Computer Architecture (ISCA); International Symposium on High Performance Computer Architecture (HPCA); International Symposium on Microarchitecture (MICRO); International Symposium on Operating System Principles (SOSP); ACM Symposium on Principles of Distributed Computing (PODC); ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)

External Search Committees

Member of search committee for hiring chaired professors at multiple European universities.

External Review Committee

Department of Electrical and Computer Engineering, Boston University

Co-Organizer

Kavli Institute Symposium on Computing Challenges, Cornell, October 2008

Address-Event Workgroup, NSF Workshop on Neuromorphic Engineering, Telluride, CO, July 2000

Technology Transfer/Consulting:

Founder, Opus Semiconductor LLC

Startup company commercializing asynchronous logic and tools.

Microservices acceleration, Intel

Consulting on hardware and software for microservices leveraging Intel's CPU and IPU. 8/2021–12/2022

Founder and CTO, Achronix Semiconductor

Startup company commercializing high-speed asynchronous FPGAs.

CTO 10/2004-12/2008; Chief Scientist 12/2008-4/2010; Board of Directors 10/2004-3/2011.

Asynchronous Design Tools and Methodology

Design methodologies and automation tools developed by my group used by external groups at (i) over a dozen companies including Achronix Semiconductor, IBM Research, Qualcomm, Google, Femtosense, Galois, Infineon, Opus Semiconductor, and Intel; (ii) over a dozen research organizations including Stanford University, Tsinghua University, ETH Zurich, Johns Hopkins University, TU Wien, University of Groningen, Lawrence Livermore National Labs, and Brookhaven National Labs.

Other Activities

ATC-NY. Asynchronous logic synthesis (DARPA/SBIR). 1/2003–9/2003

Insect-Cyborg Sentinels: Technology Transfer Activity (DARPA). 6/2009–3/2011

Samraksh, Inc. FPGAs for embedded system security (AFRL/STTR) 2017–2019

Technical Advisory Board, Kepler, 2018-

Technical Advisory Board, Volantis, 2021-

Invited Talks/Sessions:

$\underline{Research}$

Toward Programmable CMOS Ising Machines.

Telluride Neuromorphic Cognition Engineering Workshop, July 2023.

Full stack Co-design for Neuromorphic Systems.

Neuro-Inspired Computing Elements Conference, April 2023.

Asynchronous Circuits for Large-scale Neuromorphic Systems.

Telluride Neuromorphic Cognition Engineering Workshop, July 2022.

Hardware/software co-design for Neuromorphic Systems.

IEEE Custom Integrated Circuits Conference, April 2022.

An ASIC flow for asynchronous logic.

Seminar for the ASIC & VLSI Research group, NVIDIA Research, November 2021.

An Open-source ASIC flow for asynchronous logic.

DARPA ERI Summit Panel, October 2021.

Using chiplets to enable a firmware app store.

Workshop organized by the Open Domain-Specific Architecture workgroup of the Open Compute Project, August 2021.

The impact of new devices on neuromorphic systems and in-memory computing.

Panelist, NSF Workshop on Devices to Systems for In-Memory Computing, May 2021.

Asynchronous Logic: Design and Automation.

CIRCT weekly disussion group, February 2021.

Challenges in AI/ML/neuromorphic hardware design.

Panelist, NSF Workshop on Electronic Design & Automation: Challenges & Opportunities, Dec 2020.

Asynchronous Logic: Design and EDA.

UC Santa Cruz Hardware Seminar, December 2020.

Self-Timed Neuromorphic Systems.

Design Automation Conference Workshop on Neuromorphic Computing, June 2020.

Neuromorphic Systems: from concept to design.

ACRC Research Day, Technion, January 2020.

Integrated verification and synthesis of asynchronous circuits.

New England Systems Verification Day, MIT, October 2019.

Architectures for Neuromorphic Computing.

DOE Workshop on Modeling & Simulation of Systems and Applications, August 2019.

Neuromorphic Computing.

New York Scientific Data Summit, Columbia University & Brookhaven National Labs, June 2019.

Open-source design tools for asynchronous circuits.

Panelist, NII Shonan Meeting on Asynchronous Design, Japan, May 2019.

Teaching asynchronous design: from principles to tapeout in a semester.

NII Shonan Meeting on Asynchronous Design, Japan, May 2019.

Computing with Events.

Yale Day of Instrumentation, November 2018.

Design Automation for Asynchronous Circuits.

IEEE CASS Seasonal School on Logic Synthesis, Porto Alegre, Brazil, August 2018.

Computing without clocks.

Yale Science and Engineering Forum, May 2018.

Scalable Routing in Large Scale Neuromorphic Systems.

A*STAR Neuromorphic Computing Workshop, Singapore, March 2018.

Hybrid CMOS/NEMS for Neuromorphic Engineering.

IEEE MEMS Bay Area Section meeting, Santa Clara, CA, August 2017.

Self-Timed Systems and their Application to Neuromorphic Computing.

Google, Sunnyvale, CA, August 2017.

NEMS for Neuromorphic Computing.

Napa Microsystems Workshop, Napa, CA, August 2017.

Neuromorphic Computing—Do Devices Matter?

Device Research Conference rump session panel member, Notre Dame, IN, June 2017.

Bio-inspired learning and inference systems: what went well and what didn't.

Panelist, IEEE Custom Integrated Circuits Conference, Austin, TX, May 2017.

Neuromorphic Computer Systems.

Keynote, 26th Connecticut Microelectronics & Optoelectronics Symposium, Storrs, CT, April 2017.

Stochastic vs Deterministic Computing.

Panelist, International Conference on Computer-Aided Design, Austin, TX, November 2016.

Neuromorphic Systems: Past, Present, and Trends.

Physics Seminar Series, IBM T.J. Watson Research Center, Yorktown Heights, NY, September 2016.

Large-Scale Neuromorphic Systems.

Invited talk, A*STAR Neuromorphic Computing Workshop, Singapore, August 2016.

Design Automation Challenges in Neuromorphic Systems.

Keynote, 25th International Workshop on Logic and Synthesis, Austin, TX, June 2016.

Neuromorphic Systems.

Seminar, Reservoir Labs, New York, NY, May 2016.

Comparing Stochastic and Deterministic Computing.

Best of Computer Architecture Letters Session,

IEEE Symposium on High-Performance Computer Architecture, Barcelona, Spain, March 2016.

Asynchronous Logic: A Computer Systems Perspective.

Neuro-Inspired Computational Elements (NICE) Workshop, Berkeley, CA, March 2016.

Large-Scale Neuromorphic Systems.

Triangle Computer Science Distinguished Lecturer Series, UNC/NCSU/Duke, November 2015.

Designing Massively Parallel Computing Architectures.

Neuromorphic Computing Forum, SAIT, Samsung, Korea, November 2015.

Engineering Neuromorphic Systems.

Center for Neuroengineering and Computation, Columbia University, New York, NY, September 2015.

Self-timed Neuromorphic Systems.

Computer Engineering Seminar Series, Yale University, New Haven, CT, September 2015.

Neuromorphic Systems: Past, Present, and Trends.

Computer Science Seminar, Columbia University, New York, NY, July 2015.

Digital Neuromorphic Systems.

Seminar, University of California at Berkeley, Berkeley, CA, May 2015.

Digital Neuromorphic Systems.

Workshop on Neuromorphic and Brain-based Computing Systems, Design, Automation & Test in Europe, Grenoble, France, March 2015.

Digital Neuromorphic Systems.

Physiology, Biophysics and Systems Biology Seminar, Weill Medical College, New York, NY, January 2015.

Energy Proportional Computing.

Cornell Systems-Industry Workshop, Ithaca, NY, November 2014.

Self-timed Neuromorphic Systems.

Brain-Inspired Computing, Cognitive Systems Colloquium, IBM Almaden Research Center, November 2014.

Digital Neuromorphic Electronics.

Seminar, Brain and Mind Institute, Weill Medical College, New York, NY, June 2014.

Energy-efficient self-timed circuits.

Seminar, Advanced Micro Devices, Boxborough, MA, October 2013.

Self-timed Logic for Neuromorphic Systems.

Joint EU-US Workshop on Cortical Processors, Heidelberg, Germany, October 2013.

Low power embedded systems using self-timed circuits.

Seminar, Intel STC on Embedded Computing, April 2013.

Self-timed systems: Case Studies.

2012 Kyoto Prize Symposium on Asynchronous computing, San Diego CA, March 2013. (Symposium held in honor of Ivan Sutherland)

Energy-efficient Self-timed Systems.

Qualcomm Research Center, NJ, March 2013.

Asynchronous VLSI Design.

Olin College, MA, November 2012.

Energy-Efficient Self-Timed Systems.

Case Western Reserve University, Cleveland, OH, October 2012.

Scalable Routing in Large-Scale Neuromorphic Systems.

IEEE International Conference on Engineering in Medicine and Biology

Mini-symposium on Large-scale Neuromophic Systems, August 2012.

High Performance Reconfigurable Logic.

Indian Institute of Technology, Mumbai, India, January 2012.

Digital Neuromorphic Systems.

IBM T.J. Watson Research Center, Yorktown Heights, NY, November 2011.

Asynchronous Computer Arithmetic.

Architecture seminar series, University of Wisconsin, Madison, WI, November 2011.

Ultra Low Power Computation for Secure Embedded Systems.

TRUST Autumn Conference, Washington, DC, November 2011.

Efficient floating-point: software and hardware.

Scientific Computing and Numerics Seminar, Cornell University, October 2011.

Low Power Asynchronous VLSI.

Huawei Research, Ontario, Canada, May 2011.

Activity-Driven Architecture for Neuromorphic Systems.

DARPA Neural Engineering, Science, and Technology Forum, San Diego, CA, November 2010.

Asynchronous VLSI Design.

Olin College, MA, November 2010.

Asynchronous FPGAs: An Overview.

KLA-Tencor, Milpitas, CA, October 2010.

The Technology and Business of Asynchronous FPGAs.

University of California at Berkeley, Berkeley CA, October 2010.

Self-Timed FPGAs.

Portland State University, Portland, OR, September 2010.

Reconfigurable Systems.

CS Colloquium, Cornell University, September 2010.

GHz-speed FPGAs.

CMOS Emerging Technologies Workshop, Whistler, BC, May 2010.

High-performance Reconfigurable Systems.

Visionary and Entrepreneurship Seminar, ECE, UC Davis, CA. February 2010.

The Future of FPGAs.

High Performance Embedded Computing, MIT Lincoln Labs, September 2009.

Survivor: Computer Architecture.

Panelist, High Performance Embedded Computing, MIT Lincoln Labs, September 2009.

VLSI Systems: Past, Present, and Future Trends.

California Institute of Technology, Pasadena, CA, February 2009.

Managing Design Complexity in VLSI Systems.

University of Texas at Austin, TX, February 2009.

Fault Tolerance in Asynchronous Logic.

University of Texas at Austin, TX, February 2009.

Fault Tolerance in Asynchronous Logic.

Integrated Systems Lab Seminar, Columbia University, NY, December 2008.

An Ultra Low Power Processor for Sensor Networks.

Computer Engineering Seminar, University of Texas at Austin, TX, November 2008.

Event-Driven Computing.

Center for Highly Integrated Physical Systems, Ithaca, NY, October 2008.

Fault Tolerance in Reconfigurable Fabrics.

Schloss Dagstuhl-Leibniz Center for Informatics, Wadern, Germany, September 2008.

The 50 billion transisistor challenge.

IBM Global Technology Outlook Workshop, Yorktown Heights, NY, July 2008.

Ultra Low Power Asynchronous Systems.

IBM Almaden Research Labs, San Jose, CA, June 2008.

Microprocessor Forum.

Panelist, Gilder-Forbes Telecosm Conference, Lake George, NY, May 2008.

The Critical Path of Fiberspeed Connectivity: Flexible vs Fixed Silicon Solutions.

Panelist, Gilder-Forbes Telecosm Conference, Lake George, NY, October 2007.

The Implications of Fast Asynchronous Reconfigurable Logic.

DSRC Workshop on Terascale Integration, Washington, DC, October 2007.

3D Integrated Circuits: A Designer's Perspective.

Keynote panelist, 24th VLSI Multilevel Interconnection Conference. Fremont, CA, September 2007.

Fast Reconfigurable Logic.

Yale University, September 2007.

Asynchronous FPGAs.

Keynote, Workshop on Unique Chips and Systems, San Jose, CA, April 2007.

Reconfigurable Asynchronous Logic.

University of Texas at Austin, Austin, TX, March 2007.

Asynchronous Embedded Systems.

Welch-Allyn, Skeneateles, NY, March 2007.

Asynchronous Circuits and Systems.

Pomona College, CA, November 2006.

Reconfigurable Asynchronous Logic.

Custom Integrated Circuits Conference, San Jose, CA, September 2006.

Self-timed Systems.

Microsystems Technology Labs, MIT, Boston, MA, December 2005.

Reconfigurable Asynchronous Logic.

Columbia University, New York, NY, December 2005.

Asynchronous FPGAs.

Air Force Rome Labs, Rome, NY, October 2005.

Reconfigurable Asynchronous Logic.

Olin College, MA, October 2005.

Architectures for Cognitive Systems.

Workshop on Cognitive Architectures and Systems, Ithaca, NY, July 2005.

Hardware/software co-design for Sensor Networks.

Second International Workshop on Networked Sensing Systems, San Diego, CA, June 2005.

Asynchronous Logic for Extreme Environments.

University of Central Florida, Orlando, FL, May 2005.

Asynchronous FPGAs.

Xilinx Research Labs, San Jose, CA, April 2005.

Asynchronous FPGAs.

IBM T.J. Watson Research Center, Yorktown Heights, NY, March 2005.

Activity-Driven Asynchronous Circuits and Systems.

IGERT Seminar on Machines and Organisms, Ithaca, NY, February 2005.

Issues in the Design of Sensor Network Processors.

NSF Meeting on Networks of Sensor Systems, October 2004.

Sensor Networks and Asynchronous VLSI.

IEEE Computer Society Symposium on VLSI, February 2004.

How Asynchronous should we be.

Invited panelist, IEEE Computer Society Symposium on VLSI, February 2004.

Ultra Low Power Asynchronous VLSI.

DARPA Workshop on Ultra Low Power Technologies, MIT, January 2004.

Asynchronous Event-Processing.

Analog and Biological VLSI Systems Seminar, MIT, November 2003.

SNAP: A Sensor Network Asynchronous Processor.

Electrical and Systems Engineering Colloquium, University of Pennsylvania, October 2003.

Designing an Efficient Sensor Network Processor.

VLSI seminar series, ECE, Cornell University, September 2003.

Modeling Wireless Networks with Asynchronous VLSI.

Information Sciences Seminar, California Institute of Technology, Pasadena, CA, June 2002.

Why we should design asynchronous circuits.

Intel Microprocessor Research Labs, Hillsboro, OR, April 2002.

Network Simulation with Asynchronous VLSI.

Portland State University, Portland, April 2002.

Network Simulation with Asynchronous VLSI.

AT&T Labs, Menlo Park, January 2002.

Scalable Formal Design Methods for Asynchronous VLSI.

Keynote, ACM SIGPLAN Symposium on Principles of Programming Languages, January 2002.

Asynchronous VLSI for Wireless Communication Systems.

Plenary talk, IEEE CAS Workshop on Wireless Communications and Networking, August 2001.

Low Energy Adaptive Processors.

Cornell Computer Science Distinguished Lecture Series, Ithaca, NY, September 2000.

Asynchronous VLSI Design.

NSF Workshop on Neuromorphic Engineering, Telluride, CO, July 2000.

A Methodology for Designing Asynchronous Circuits.

PRL Seminar, Cornell, January 1999.

Slack Elasticity in Asynchronous Systems.

Compag's Systems Research Center, Palo Alto, CA, April 1998.

High-performance asynchronous microprocessors.

Cornell University (and others), March 1998.

The design of asynchronous adders.

Seminar, ECE Department, Johns Hopkins University, June 1997.

Quasi-Delay-Insensitive Circuits are Turing-Complete.

International Symposium on Asynchronous Circuits and Systems, March 1996.

Asynchronous Circuit Design.

DEC Systems Research Center, Palo Alto, September 1995.

IP and Tech Transfer

IP Strategies for Technology Entrepreneurs.

Panel, Future of Urban Innovation Summit, Columbia University, New York, NY, June 2015.

Cornell Tech Overview.

Cornell Systems-Industry Workshop, Ithaca, NY, November 2014.

Cornell NYC Tech.

ECE Department Heads Association Board of Directors Meeting, New York, NY, July 2013.

Cornell NYC Tech: New Directions in Building Human Capital.

The New York Academy of Sciences, New York, NY, April 2013.

The Cornell NYC Tech Campus.

IBM T.J. Watson Research Center, NY, March 2013.

Generation Tech: Tapping NYC's Science and Engineering Talent.

Panel discussion, The New York Academy of Sciences, New York, NY, November 2012.

Tutorials:

Open-source neuromorphic circuit design: Overview, trends, and opportunities.

IEEE European Solid-State Circuits Conference, September 2023.

With: Charlotte Frenkel, Jason Eshraghian

An ASIC flow for Asynchronous Logic.

IEEE International Symposium on Asynchronous Circuits and Systems, July 2023.

The ACT flow for designing asynchronous systems.

Neuromorphic Cognition Engineering Workshop, Telluride, CO, 2023.

Practical Ising Machines for Solving Hard Discrete Optimization Problems.

IEEE International Symposium on Circuits and Systems, May 2023.

With: Jaijeet Roychowdhury, Hideo Mabuchi, Masanao Yamaoka

Summer School on Asynchronous Design.

IEEE Asynchronous Circuits Symposium, June 2022.

With: Benjamin Hill, Marly Roncken, Montek Singh, Ivan Sutherland

Neuromorphic Asynchronous Circuits (Invited tutorial).

Neuromorphic Cognition Engineering Workshop, Telluride, CO, 2012.

Neuromorphic Asynchronous Circuits (Invited tutorial).

Neuromorphic Cognition Engineering Workshop, Telluride, CO, 2011.

With: Shih-Chi Liu

Teaching Experience:

2017- Professor Yale University

Instructor: EENG 425/ENAS 875: Introduction to VLSI System Design**

EENG 426/CPSC 459/ENAS 876: Silicon Compilation*

EENG 429: Digital VLSI Testing*

EENG 348/CPSC 338: Digital Systems**

2013–2016 **Professor** Cornell University and Cornell Tech
Instructor: CS 5422: Physical Computing*

CS 5460: Parallel and Distributed Computing*

CS 5191: Studio

Clinic: Mathematics for Machine Learning*

2010–2012 Professor Cornell University

Instructor: ECE 3140: Embedded Systems*

ECE 5740: Advanced Digital VLSI

2004–2010 Associate Professor Cornell University

Instructor: ECE 5740: Advanced Digital VLSI

ECE 5710: Arithmetic Circuits* ECE 320: Systems and Networks*

1998–2004 Assistant Professor

Cornell University

Instructor: ECE 574: Advanced Digital VLSI**

EE 571: Asynchronous VLSI Design*

EE 697: Topics in Computer Systems: Dynamic Binary Translation*

ECE 474: Digital VLSI Design**
EE/CS 314: Computer Organization*
Assisted: EE 439: Digital VLSI System Design

EE 308: Fundamentals of Computer Engineering

EE 475: Computer Architecture

1996–97 Instructor California Institute of Technology

Instructor: CS 139abc: Concurrency in Computation

1993–98 Teaching Assistant California Institute of Technology

Computers, Computation, and Programs (CS20, Jan L.A. van de Snepscheut); Design and Implementation of Programming Languages (CS237, Mary W. Hall); Asynchronous VLSI Design Laboratory (CS185, Alain J. Martin); Digital VLSI Design Laboratory (CS/EE181, Alain J. Martin).

Other Teaching Experience:

2015 Curriculum Design Cornell Tech

Worked with the City University of New York's Macaulay Honors College on an introductory Computer Science module for their students.

2002–2005 Explorations in Engineering Cornell University

Faculty participant in Cornell's summer program for high school juniors/seniors.

2000–2001 CURIE Academy Cornell University

Faculty participant in Cornell's summer program for high school women that excel

in math and science.

1996–98 Mentor Scientist Caltech Pre-College Science Initiative

Student volunteer for Caltech's high school teacher training program.

1994–95 CRPC Summer Intern Advisor California Institute of Technology

Suggested projects/advised summer interns in the NSF Center for Research on Parallel Computation summer internship program for women and minorities.

^{*} New class developed; ** Significantly (>70%) revised existing curriculum.

Advising:

Research staff supervised:

Rui Li, Ph.D. Yale (postdoc 2022).

First employment: Intel

Nabil Imam, Ph.D. Cornell (Research scientist 2020–2021).

First employment: Assistant Professor, Georgia Institute of Technology Ioannis Karageorgos, Ph.D. KU Leuven (Research scientist 2019–2021).

First employment: Blue Cheetah Analog Design

Samira Ataei, Ph.D. Oklahoma State University (postdoc 2017–2019; Research Scientist 2019–2021).

First employment: Owl AI

Saber Moradi, Ph.D. ETH Zurich (postdoc 2015–2018).

First employment: Continental Silicon Valley Research Center

Carlos Tadeo Ortega Otero, Ph.D. Cornell (postdoc 2014–2015).

First employment: St. Jude Medical

Ph.D. theses supervised:

Xiang Wu (Ph.D. CS, June 2023). Formal Verification of an Asynchronous VLSI Flow. First employment: Meta

Prafull Purohit (Ph.D. ECE, April 2023). Asynchronous Circuits for Computing, Communication, and Sensing. First employment: Brookhaven National Labs

Yihang Yang (Ph.D. ENAS, February 2022). Custom Cell Design Placement Automation for Asynchronous VLSI. First employment: Meta

Rui Li (Ph.D. ENAS, December 2021). Pipelined Asynchronous High Level Synthesis for General Programs. First employment: Intel

Edward Bingham (Ph.D. ECE, December 2020). Self-timed length-adaptive arithmetic. First employment: Siden.io

Wenmian Hua (Ph.D. ECE, May 2020). Cyclone: The first open-source timing and power engine for asynchronous systems. First employment: Synopsys

Tayyar Rzayev (Ph.D. ECE, May 2019, co-advised by Prof. Albonesi). Architectures for Intelligent Interactive Systems. First employment: Xilinx

Benjamin Hill (Ph.D. ECE, December 2015). Architecture and Synthesis for Dynamically Reconfigurable Asynchronous FPGAs. First employment: Assistant Professor, Olin College

Rob Karmazin (Ph.D. ECE, November 2015). Automating the Physical Design of Asynchronous Circuits. First employment: Intel

Jonathan Tse (Ph.D. ECE, September 2015). A Simple Methodology For Design Tradeoff Analysis In Asynchronous Circuits. First employment: Intel

Stephen Longfield (Ph.D. ECE, February 2015). Constructive Verification of Quasi Delay-Insensitive Circuits. First employment: Google

Carlos Tadeo Ortega Otero (Ph.D. ECE, July 2014). Asynchronous Design for Ubiquitous Computing. First employment: St. Jude Medical

Sandra Jackson (Ph.D. ECE, July 2014). *Gradual Synchronization*. First employment: Lecturer, Colgate University

Nabil Imam (Ph.D. ECE, April 2014). Canonical Neural Computations in Asynchronous Neuromorphic Circuits. First employment: IBM Research

Benjamin Zhong Xian Tang (Ph.D. ECE, January 2014, co-advised by Prof. Bhave). Exploiting Asynchrony in GPS Receiver Systems to Enable Ultra-Low-Power Operation. First employment: Qualcomm

Basit Riaz Sheikh (Ph.D. ECE, August 2011). Operand-Optimized Asynchronous Floating-Point Arithmetic. First employment: CEO, CapitalTV, Pakistan (co-founder); Advisor to the Ministry of Information Technology and Telecom, Pakistan

Filipp Akopyan (Ph.D. ECE, April 2011). *Hybrid Synchronous/Asynchronous Design*. First employment: IBM Research

Christopher LaFrieda (Ph.D. ECE, December 2009). Relaxed Quasi Delay-Insensitive Circuits. First employment: Achronix Semiconductor Corporation

David Fang (Ph.D. ECE, May 2008). A Profiling Infrastructure for Performance Evaluation of Asynchronous Systems. First employment: Achronix Semiconductor Corporation

David Biermann (Ph.D. EE, September 2006). A Workload Adaptive Voltage Scaling Multiple Clock Domain Architecture. First employment: Intel

Song Peng (Ph.D. EE, August 2006). Implementing Self-Healing Behavior in Quasi Delay-Insensitive Circuits. First employment: Cadence

Virantha Ekanayake (Ph.D. EE, May 2005). Dynamic Significance Compression in a Sensor Network Asynchronous Processor. First employment: Assistant Professor, Johns Hopkins University

Clinton Kelly, IV (Ph.D. EE, May 2005). The Design and Implementation of an Asynchronous Network on a Chip. First employment: Achronix Semiconductor Corporation (co-founder)

John Teifel* (Ph.D. EE, May 2004). Fast Prototyping of Asynchronous Logic. First employment: Senior Member of the Technical Staff, Sandia National Labs

M.S. theses supervised:

Julia Karl (M.S. ECE, December 2015). An MSB-first Asynchronous Adder.

Yuan Tian (M.S. ECE, May 2013). A Parallel Implementation of Hierarchical Belief Propagation.

Stephen Longfield (M.S. ECE, March 2013). Design and Implementation of a Low Power Asynchronous GPS Baseband Processor.

Carlos Otero (M.S. ECE, May 2012). Static Power Reduction Techniques for Asynchronous Circuits. Nabil Imam (M.S. ECE, May 2012). A Communication Infrastructure for Multi-Chip Neuromorphic

Nabil Imam (M.S. ECE, May 2012). A Communication Infrastructure for Multi-Chip Neuromorphic Systems.

 $Chris\ LaFrieda\ (M.S.\ EE,\ August\ 2005).\ \textit{Custom\ Quality\ Leaf\ Cell\ Routing\ Wodern\ Design\ Rules}.$

Filipp Akopyan (M.S. EE, August 2005). Asynchronous Analog-to-Digital Conversion.

David Fang (M.S. EE, October 2003). Designing Asynchronous Register Files.

David Biermann (M.S. EE, December 2002). Multiprocessor-Enabled Asynchronous Cache Controller. Clinton Kelly IV (M.S. EE, November 2002). Wireless Network Simulation Done Faster than Real Time.

Virantha Ekanayake (M.S. EE, November 2002). Asynchronous DRAM Design and Implementation. John Teifel (M.S. EE, May 2002). Interchip Communication in Asynchronous VLSI Systems.

Senior projects supervised:

Bryan Herbert (B.S. EE, May 2018). Beating the Ethereum Blockchain: An Optimized Memory Architecture for the Ethash PoW Algorithm.

Pravat Trairatvorakul (B.S. EE/CS, May 2018). CHARM: CHip Automated Routing Module for Magic VLSI.

Eli Baum (B.S. EE/CS, May 2019). Dynamic translation.

Christina Huang (B.S. EE/CS, May 2019). Wireless sensor monitoring.

Rishab Ramanathan (B.S. EE/CS, May 2019). Transistor sizing for asynchronous circuits.

Lilium Wu (B.S. CS, May 2019). Wireless sensor monitoring.

Patrick Lawe (B.S. EE/CS, May 2019). Comparing Stochastic Computing Logic.

David Schwartz (B.S. CS/Econ, May 2019). A utility function for Circuit design.

Zeb Mehring (B.S. EE/CS, May 2019). Syntax-directed translation of CHP programs.

 $[\]star$ Cornell nominee for the ACM Doctoral Dissertation Award in Computer Science.

Sabrina Long (B.S. CS, Dec 2019). Real-time 3D object tracking.

Carlo Abelli (B.S. CS, May 2020). A RISC-V emulator.

Abhinand Sivaprasad (B.S. CS, May 2020). A RISC-V emulator.

Edmund Chute (B.S. CS, May 2020). Voice-based control of embedded systems using Alexa.

Amanda Hansen (B.S. EE/CS, May 2020). Optimizing syntax-directed translation of CHP programs.

Nicholas Herrera (B.S. CS, May 2020). A Zero-Touch Digital System for Creating Analog Visual Works.

Lincoln Berkley (B.S. EE/CS, May 2021). Dataflow optimization of asynchronous circuits.

Kevin Choi (B.S. EE/CS, May 2021). An asynchronous SPI interface.

Bowen Du (B.S. CS, May 2021). Database-backed web applications.

Adam Wolnikowski (B.S. EE/CS, May 2021). Zero-copy serialization.

Mawuli Akpalu (B.S. EE/CS, May 2022). Eclipse-based ACT editor.

Blaise Fangman (B.S. EE/CS, May 2022). Asynchronous memory in OpenRAM.

Zach Taylor (B.S. EE/CS, May 2023). RISCV-Matrix: a vectorized library for advanced matrix manipulation.

Henry Heffan (B.S. CS, May 2023). OCaml ACT.

Current graduate student advisees:

Karthi Srinivasan (Ph.D. ENAS). 12/2022-. Topic: Asynchronous circuits and tools

Thomas Jagielski (Ph.D. ENAS). 8/2022-. Topic: Ising machines

Mattia Vezzolli (Ph.D. ENAS). 8/2022-. Topic: Asynchronous linear algebra accelerators

Congyang Li (Ph.D. ENAS). 1/2021-. Topic: Neuromorphic computing

Xiayuan Wen (Ph.D. ENAS). 6/2020-. Topic: Brain-computer interfaces

Ruslan Dashkin (Ph.D. ENAS). 8/2018-. Topic: Emulating Asynchronous Circuits on FPGAs

External committees/advising:

Mika Nyström. Asynchronous Pulse Logic. Ph.D. CS, California Institute of Technology (2001). Advisor: Alain J. Martin

Saber Moradi. Memory-efficient Circuits and Architectures for Asynchronous Neuromorphic Systems. Ph.D. EE, ETH Zurich (2014). Advisor: Giacomo Indiveri

Peter Diehl. Performant Spiking Systems. Ph.D. EE, ETH Zurich (2016). Advisor: Matthew Cook

Yu Chen. Digital Signal Processing with Signal-Derived Timing: Analysis and Implementation. Ph.D. EE, Columbia University (2016). Advisor: Yannis Tsividis

Alexander Neckar. Brainstorm: A Mixed-Signal Brain-inspired Architecture with a Dynamical Systems-based Programming Model. Ph.D. EE, Stanford (2018). Advisor: Kwabena Boahen

Sam Folk. Computation and Communication with Spikes in Neuromorphic Systems. Ph.D. EE, Stanford (2018). Advisor: Kwabena Boahen

Nitish Srivastava. Design and Generation of Efficient Hardware Accelerators for Tensor Computation. Ph.D. ECE, Cornell University (2020). Advisors: David Albonesi, Zhiru Zhang

Yi-Shan Lu. Effectively Parallelizing Electronic Design Automation Algorithms Using the Operator Formulation. Ph.D. CS, University of Texas at Austin (2022). Advisor: Keshav Pingali

Michael He. Detailed-routability-driven and Timing-driven Scalable Parallel Global Routing. Ph.D. CS, University of Texas at Austin (2022). Advisor: Keshav Pingali

Naomi Sagan. *Ising Machines: Theory and Practice M.S. EECS*, University of California at Berkeley (2023). Advisor: Jaijeet Roychoudhury

Leo Liu. TBD. Ph.D. EE, Stanford University. Advisor: Kwabena Boahen

University Service:

Yale:

Department:

Faculty recruiting:

EE Microelectonics and Computer Engineering Faculty search committee, 2022–2023

Chair, EE Computer Engineering Faculty search committee, 2018–2019, 2021–2022

EE Senior Faculty search committee, 2018–2019

CS Systems Faculty search committee, 2019–2020

Other:

Director of Undergraduate Studies (EECS major), 2021–

EE Graduate admissions, 2018-

University:

Deputy Dean for Research, School of Engineering and Applied Science (SEAS), 2023

Physical Sciences & Engineering Area/Tenure Appointments Committee, 2018–20, 2023–

Yale Ventures Advisory Board, 2022-

Faculty Standards Review Committee, 2022-

Academic Resource Committee, SEAS 2022–

Wu-Tsai Institute Faculty search committee, 2021–

Wu-Tsai Institute Working Group on Neurocomputing and Machine Intelligence, 2021

Yale Instrumentation Steering Committee, 2019–20

Yale Center for Research Computing Steering Committee, 2019–20

Export Control Advisory Board, 2019–20

Faculty of Arts and Sciences Senate, 2017–19 (executive committee, 2017–19)

Cooperative Research Committee, 2017–22

Science and Engineering Planning:

Robotics Working Group, SEAS 2022–2023

Strategic Vision Implementation Committee, SEAS 2022–

Data Science Advisory Group, 2021-

Physical Science and Engineering Building Planning Committee, 2020-

Strategic Planning Committee for SEAS, 2020–2021

Physical Science and Engineering Building Instrumentation Task Force, 2020–2021

Science of Data Working Group, 2019–20

Panel member for Computer Science, University Science Strategy Committee, 2017–2018

Cornell:

<u>Department:</u>

Faculty recruiting:

ECE Faculty Search Committee for NYC faculty, 2012–2014

Faculty recruiting oversight committee, Jacobs Technion-Cornell Innovation Institute, 2013–2014

CS Faculty Search Committee, 2008–2012

Search Committee for ECE Director, 2007–2008, 2013–2014

ECE Targeted Faculty Recruiting Committees, 1998–2001, 2003–2006, 2008

ECE General Faculty Recruiting Committee, 2001–2003, 2008–2010

Graduate programs:

Academic Program Director, Computer Science M.Eng. program, Cornell Tech, 2013–14 Director of Graduate Studies, ECE, 2007–2009

ECE Graduate Committee, 1999–2001, 2003–2004

Other:

Ad hoc committee member and chair for faculty promotions and reappointments (multiple)

ECE Policy Committee, 2001–2004, vice chair 2004–2005

CAM Computer Committee, Chair 2001–2004

ECE Computing Committee, 1999–2001

University:

Major roles:

Associate Dean for Research, Cornell Tech, 2015

Associate Dean for Academic Affairs, Cornell Tech, 2012–2014

Co-Chair, Academic Planning Committee for Cornell Tech, 2012–2013

Associate Dean for Research and Graduate Studies in Engineering, 2010–2012

Technology transfer and conflict of interest:

Financial Conflict of Interest Committee, 2013–2016

Technology Transfer Advisory Committee, 2008–2013

Operations oversight subcommittee for technology transfer office, $2008\hbox{--}2013$

Mediation subcommittee for grievances, 2008–2013

Recruiting senior staff:

Search committee for the Director of Cornell's Center for Technology Licensing, 2015 Search committee for the Director of Cornell's Sponsored Programs Office, 2010, 2013

Graduate studies:

Graduate Education Planning Task Force, 2009

Research Advisory Group for Engineering, 2008–2009

Review committee, Graduate School TOEFL Requirements, 2008–2012

Graduate Admissions Advisory Board, 2005

Teaching:

Advisory Board Member, Center for Teaching Excellence, 2011–2013

College of Engineering Teaching Awards Committee, 2003

PUBLICATIONS

(underlined names are members of my research group)

Book Chapter Contributions:

Asynchronous FPGAs. Chapter 12 in "Asynchronous Circuit Applications," Institute of Engineering and Technology, 2019.

Communication. Chapter 2 in "Event-based Neuromorphic Systems." Wiley, 2015.

Towards Large-Scale Neuromorphic Systems. Chapter 16 in "Event-based Neuromorphic Systems." Wiley, 2015.

Articles:

Rajit Manohar and Yoram Moses. Timed Signalling Processes. *Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems*, July 2023. (Best paper award)

<u>Xiang Wu</u> and and Rajit Manohar. Verification-driven Design for Asynchronous VLSI. *Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems*, July 2023.

<u>Karthi Srinivasan</u>, Yoram Moses, and Rajit Manohar. Opportunistic Mutual Exclusion. *Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems*, July 2023. (**Best paper nominee**)

<u>Prafull Purohit</u>, Johannes Leugering, and Rajit Manohar. An Efficient Data Structure for Sparse Bit-Vectors with Applications in Neuromorphic Computing. *Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems*, July 2023.

Abhishek Bhattacharjee, Rajit Manohar, Karthik Sriram. RETROSPECTIVE: Hardware-Software Co-Design for Brain-Computer Interfaces. *ISCA@50 Retrospective*, June 2023. (**ISCA-50 25-year retrospective**)

Karthik Sriram, Raghavendra Pothukuchi, Michal Gerasimiuk, Muhammed Ugur, Oliver Ye, Rajit Manohar, Anurag Khandelwal, Abhishek Bhattacharjee. SCALO: An Accelerator-Rich Distributed System for Scalable Brain-Computer Interfacing. *IEEE/ACM International Symposium on Computer Architecture*, June 2023. (Best paper award)

<u>Ioannis Karageorgos</u>, Karthik Sriran, <u>Xiayuan Wen</u>, Jan Vesely, Nick Lindsay, Michael Wu, Lenny Kazan, Raghavendra Pothukuchi, Rajit Manohar, and Abhishek Bhattacharjee. HALO: A Hardware-Software Co-Designed Processor for Brain-Computer Interfaces. *IEEE Micro*, Special issue from the HotChips 2022 conference, **43**:64–72, May-June 2023.

Dan Li, Marie Brault, Rajit Manohar, Sten Vermund, Ashley Hagaman, Laura Forastiere, Tyler Caruthers, Emilie Egger, Yizhou Wang, Nathan Manohar, Peter Manohar, J Lucian Davis, and Xin Zhou. Implementation of a Hardware-Assisted Bluetooth-Based COVID-19 Tracking Device in a High School: Mixed Methods Study. *JMIR Formative Research*, **7**(1), April 2023.

<u>Prafull Purohit</u> and Rajit Manohar. Field-programmable encoding for address-event representation. Frontiers in Neuroscience, 16, December 2022.

<u>Ruslan Dashkin</u> and Rajit Manohar. General Approach to Asynchronous Circuits Simulation Using Synchronous FPGAs. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **41**(10):3452–3465, October 2022.

<u>Ioannis Karageorgos</u>, Karthik Sriran, Jan Vesely, Michael Wu, <u>Xiayuan Wen</u>, Nick Lindsay, Lenny Kazan, Rajit Manohar, and Abhishek Bhattacharjee. HALO: A Flexible and Low Power Processing Fabric for Brain-Computer Interfaces. *HotChips 2022: Workshop on High-Performance Chips*, August 2022.

Rajit Manohar. Hardware/software co-design for Neuromorphic Systems. *Proceedings of the IEEE Custom Integrated Circuits Conference*, April 2022. (Invited)

Jiayuan He, Udit Agarwal, <u>Yihang Yang</u>, Rajit Manohar, Keshav Pingali. SPRoute 2.0: A detailed-routability-driven deterministic parallel global router with soft capacity. *Proc. 27th Asia and South Pacific Design Automation Conference*, Jaunary 2022.

Tyler Shelby, Tyler Caruthers, Oren Kanner, Rebecca Schneider, Dana Lipnickas, Lauretta Grau, Rajit Manohar, Linda Niccolai. Pilot Evaluations of Two Bluetooth Contact Tracing Approaches on a University Campus: Mixed Methods Study. *JMIR Formative Research*, **5**(10), October 2021.

<u>Prafull Purohit</u> and Rajit Manohar. Hierarchical Token Rings for Address-Event Encoding. *Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems*, September 2021.

Rui Li, Lincoln Berkley, Yihang Yang, and Rajit Manohar. Fluid: An Asynchronous High-level Synthesis Tool for Complex Program Structures. *Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems*, September 2021. (Best paper nominee)

<u>Adam Wolnikowski</u>, Stephen Ibanez, Jonathan Stone, Changhoon Kim, Rajit Manohar, Robert Soule. Zerializer: Towards Zero-Copy Serialization. *18th Workshop on Hot Topics in Operating Systems*, May/June 2021.

Karthik Sriram, <u>Ioannis Karageorgos</u>, Jan Vesely, Nick Lindsay, <u>Xiayuan Wen</u>, Michael Wu, Marc Powell, David Borton, Rajit Manohar, Abhishek Bhattacharjee. Balancing Specialized Versus Flexible Computation in Brain-Computer Interfaces. *IEEE Micro Special Issue: Micro's Top Picks from Architecture Conferences*, 2021. (Original paper: "Hardware-Software Co-Design for Brain-Computer Interfaces").

Samira Ataei, Wenmian Hua, Yihang Yang, Rajit Manohar, Jiayuan He, Yi-Shan Lu, Sepideh Maleki, Keshav Pingali. An Open-Source EDA flow for Asynchronous Logic. *IEEE Design & Test Special Issue: Open-source EDA*, 2021.

<u>Ned Bingham</u> and Rajit Manohar. A Systematic Approach for Arbitration Expressions. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **67**(12):4960–4969, December 2020.

<u>Yihang Yang</u>, Michael He, and Rajit Manohar. Dali: A gridded cell placement flow. *International Conference on Computer-Aided Design*, November 2020.

Rajt Manohar. Exact Timing Analysis for Asynchronous Circuits with Multiple Periods. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **39**(10):3134–3138, October 2020.

<u>Ioannis Karageorgos</u>, Karthik Sriram, Jan Vesely, Michael Wu, Marc Powell, David Borton, Rajit Manohar, and Abhishek Bhattacharjee. Hardware-Software Co-Design for Brain-Computer Interfaces. *IEEE/ACM International Symposium on Computer Architecture*, June 2020. (**IEEE Micro Top Picks 2021**)

Wenmian Hua, Yi-Shan Lu, Keshav Pingali, and Rajit Manohar. Cyclone: A static timing and power engine for asynchronous circuits. *IEEE International Symposium on Asynchronous Circuits and Systems*, May 2020. (Best paper award)

<u>Samira Ataei</u> and Rajit Manohar. Shared-staticizer for area-efficient asynchronous circuits. *IEEE International Symposium on Asynchronous Circuits and Systems*, May 2020.

Jiayuan He, Martin Burtscher, Rajit Manohar, Keshav Pingali. SPRoute: A Scalable Parallel Negotiation-based Global Router. *International Conference on Computer-Aided Design*, November 2019.

<u>Ned Bingham</u> and Rajit Manohar. Self-Timed Adaptive Digit-Serial Addition. *IEEE Transactions on VLSI*, **27**(9):2131–2141, September 2019.

Rajit Manohar and Yoram Moses. Asynchronous Signalling Processes. *IEEE International Symposium on Asynchronous Circuits and Systems*, May 2019.

<u>Samira Ataei</u> and Rajit Manohar. AMC: An asynchronous memory compiler. *IEEE International Symposium on Asynchronous Circuits and Systems*, May 2019. (**Best paper nominee**)

Nitish Srivastava and Rajit Manohar. Operation Dependent Frequency Scaling Using Desynchronization. *IEEE Transactions on VLSI*, **27**(4):799–809, April 2019.

Alexander Neckar, Sam Fok, Ben Benjamin, Terrence C. Stewart, Nick N. Oza, Aaron R. Voelker, Chris Eliasmith, Rajit Manohar, Kwabena Boahen. Braindrop: A Mixed-Signal Neuromorphic Architecture with a Dynamical Systems-Based Programming Model. *Proceedings of the IEEE*, **107**(1):144–164, January 2019.

Ned Bingham and Rajit Manohar. QDI Constant Time Counters. *IEEE Transactions on VLSI*, **27**(1):83–91, January 2019.

<u>Saber Moradi</u> and Rajit Manohar. The Impact of On-chip Communication on Memory Technologies for Neuromorphic Systems. *Journal of Physics D: Applied Physics*, **52**(1), Special issue on brain-inspired pervasive computing: from materials engineering to neuromorphic architectures/applications, October 2018.

Yu Chen, Xiaoyang Zhang, Yong Lian, Rajit Manohar, Yannis Tsividis. A Continuous-Time Digital IIR Filter with Signal-Derived Timing and Fully Agile Power Consumption. *IEEE Journal of Solid-State Circuits*, **53**(2):418–430, February 2018.

Wenmian Hua and Rajit Manohar. Exact Timing Analysis for Asynchronous Systems. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **37**(1):203–216, January 2018.

Asa Dan, Rajit Manohar, and Yoram Moses. On Using Time Without Clocks via Zigzag Causality. ACM Symposium on Principles of Distributed Computing, July 2017.

Yu Chen, Xiaoyang Zhang, Yong Lian, Rajit Manohar, and Yannis Tsividis. A Continuous-Time Digital IIR Filter with Signal-Derived Timing, Agile Power Dissipation and Synchronous Output. 2017 Symposium on VLSI Circuits, June 2017.

Rajit Manohar and Yoram Moses. The Eventual C-Element Theorem for Delay-Insensitive Asynchronous Circuits. *Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems*, May 2017. (**Best paper nominee**)

<u>Tayyar Rzayev</u>, <u>Saber Moradi</u>, David Albonesi, and Rajit Manohar. DeepRecon: Dynamically Reconfigurable Architecture for Accelerating Deep Neural Networks. *Proceedings of the International Joint Conference on Neural Networks*, May 2017.

Yu Chen, Rajit Manohar, and Yannis Tsividis. Design of Tunable Delay Cells. *Proceedings of the IEEE Custom Integrated Circuits Conference*, May 2017.

<u>Tayyar Rzayev</u>, David Albonesi, Rajit Manohar, François Guimbretière, and Jaeyeon Kihm. Toolbox for Exploration of Energy-Efficient Event Processors for Human-Computer Interaction. *Proceedings of the International Symposium on Performance Analysis of Systems and Software*, April 2017.

Nitish Srivastava, Steve Dai, Rajit Manohar, and Zhiru Zhang. Accelerating Face Detection on Programmable SoC Using C-Based Synthesis. *ACM Symposium on Field-Programmable Gate Arrays*, February 2017.

<u>Filipp Akopyan, Carlos Tadeo Ortega Otero</u>, and Rajit Manohar. Hybrid Synchronous-Asynchronous Tool Flow for Emerging VLSI Design. *IEEE International Workshop on Logic Synthesis*, June 2016.

<u>Sandra Jackson</u> and Rajit Manohar. Gradual Synchronization. *IEEE International Symposium on Asynchronous Circuits and Systems*, May 2016. (**Best paper nominee**)

Filipp Akopyan, Jun Sawada, Andrew Cassidy, Rodrigo Alvarez-Icaza, John Arthur, Paul Merolla, Nabil Imam, Yutaka Nakamura, Pallab Datta, Gi-Joon Nam, Brian Taba, Michael Beakes, Bernard Brezzo, Jente Kuang, Rajit Manohar, William Risk, Bryan Jackson, Dharmendra Modha. TrueNorth: Design and Tool Flow of a 65mW 1 Million Neuron Programmable Neurosynaptic Chip. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **34**(10):1537–1557, October 2015. (**Keynote paper**)

Rajit Manohar. Comparing Stochastic and Deterministic Computing. *IEEE Computer Architecture Letters*, **14**(2):119–122, July-December 2015. (**Best of Computer Architecture Letters**, **2015**)

Stephen Longfield, Brittany Nkounkou, Rajit Manohar, and Ross Tate. Preventing Glitches and Short Circuits in High-Level Self-Timed Chip Specifications. *Proc. 36th Annual ACM SIGPLAN Conference on Programming Language Design and Implementation*, pp. 270–279, June 2015.

Rajit Manohar and Yoram Moses. Analyzing Isochronic Forks with Potential Causality. *IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 69–76, May 2015. (**Best paper nominee**)

Robert Karmazin, Stephen Longfield, Carlos Tadeo Ortega Otero, and Rajit Manohar. Timing Driven Placement for Quasi Delay-Insensitive Circuits. *IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 45–52, May 2015.

<u>Carlos Tadeo Ortega Otero</u>, <u>Jonathan Tse</u>, and Rajit Manohar. AES Hardware-Software Co-Design in WSN. *IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 85–92, May 2015.

<u>Carlos Tadeo Ortega Otero</u>, <u>Jonathan Tse</u>, <u>Robert Karmazin</u>, <u>Benjamin Hill</u>, Rajit Manohar. Automatic Obfuscated Cell Layout for Trusted Split-Foundry Design. *IEEE International Symposium on Hardware-Oriented Security and Trust*, pp. 56–61, May 2015.

Giovanni Rovere, <u>Nabil Imam</u>, Rajit Manohar, and Chiara Bartolozzi. A QDI Asynchronous AER Serializer/Deserializer Link in 180nm for Event-Based Sensors for Robotic Applications. *Proc. International Symposium on Circuits and Systems*, pp. 2712–2715, May 2015.

<u>Stephen Longfield</u> and Rajit Manohar. Removing Concurrency for Rapid Functional Verification. *International Conference on Computer Aided Design*, pp. 332–339, November 2014.

Andrew S. Cassidy, Rodrigo Alvarez-Icaza, Filipp Akopyan, Jun Sawada, John V. Arthur, Paul A. Merolla, Pallab Datta, Marc Gonzalez Tallada, Brian Taba, Alexander Andreopoulos, Arnon Amir, Steven K. Esser, Jeff Kusnitz, Rathinakumar Appuswamy, Chuck Haymes, Bernard Brezzo, Roger Moussalli, Ralph Bellofatto, Christian Baks, Michael Mastro, Kai Schleupen, Charles E. Cox, Ken Inoue, Steve Millman, Nabil Imam, Emmett McQuinn, Yutaka Y. Nakamura, Ivan Vo, Chen Guo, Don Nguyen, Scott Lekuch, Sameh Asaad, Daniel Friedman, Bryan L. Jackson, Myron D. Flickner, William P. Risk, Rajit Manohar, and Dharmendra S. Modha. Real-time Scalable Cortical Computing at 46 Giga-Synaptic OPS/Watt with ≈100x Speedup in Time-to-Solution and ≈100,000x Reduction in Energy-to-Solution. International Conference for High Performance Computing, Networking, Storage, and Analysis (Supercomputing), pp. 27–38, November 2014. (ACM Gordon Bell Prize finalist)

Paul A. Merolla, John V. Arthur, Rodrigo Alvarez-Icaza, Andrew S. Cassidy, Jun Sawada, <u>Filipp Akopyan</u>, Bryan L. Jackson, <u>Nabil Imam</u>, Chen Guo, Yutaka Nakamura, Bernad Brezzo, Ivan Vo, Steven K. Esser, Rathinakumar Appuswamy, Brian Taba, Arnon Amir, Myron D. Flickner, William P. Risk, Rajit Manohar, and Dharmendra Modha. A Million Spiking-Neuron Integrated Circuit with a Scalable Communication Network and Interface. *Science*, **345**(6197):668–673, August 2014. (**IBM Research Pat Goldberg Math/CS/EE Best Paper Award—first place**)

Benjamin Tang, Sunil Bhave, and Rajit Manohar. Low Power Asynchronous VLSI with NEM Relays. *IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 85–92, May 2014. (Best paper nominee)

Jaeyeon Kihm, François Guimbretière, <u>Julia Karl</u>, and Rajit Manohar. Using Asymmetric Cores to Reduce Power Consumption for Interactive Devices with Bi-stable Displays. *Proceedings of the ACM CHI Conference on Human Factors in Computing Systems*, pp. 1059–1062, April 2014.

<u>Carlos Tadeo Ortega Otero, Jonathan Tse, Robert Karmazin, Benjamin Hill,</u> and Rajit Manohar. UL-SNAP: An Ultra-low Power Event-Driven Microcontroller for Sensor Network Nodes. *Proceedings of the IEEE International Symposium on Quality Electronic Design*, pp. 667–674, March 2014.

François Guimbretière, Shenwei Liu, <u>Han Wang</u>, and Rajit Manohar. An Asymmetric Dual-Processor Architecture for Low Power Information Appliances. *ACM Transactions on Embedded Computing Systems*, **13**(4):1–19, February 2014.

Benjamin Hill, Robert Karmazin, Carlos Tadeo Ortega Otero, Jonathan Tse, and Rajit Manohar. A Split-Foundry Asynchronous FPGA. *Proceedings of the IEEE Custom Integrated Circuits Conference*, pp. 1–4, September 2013.

Saber Moradi, Nabil Imam, Rajit Manohar, and Giacomo Indiveri. A Memory-Efficient Routing Method for Large-Scale Spiking Neural Networks. 21st European Conference on Circuit Theory and Design, pp. 1–4, September 2013.

Nabil Imam, Kyle Wecker, Jonathan Tse, Rob Karmazin, and Rajit Manohar. Neural Spiking Dynamics in Asynchronous Digital Circuits. *Proc. 2013 International Joint Conference on Neural Networks*, pp. 1–8 August 2013.

Robert Karmazin, Carlos Ortero, and Rajit Manohar. CellTK: Automated Layout for Asynchronous Circuits with Nonstandard Cells. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 58–66, May 2013.

<u>Stephen Longfield</u> and Rajit Manohar. Inverting Martin Synthesis for Verification. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 150–157, May 2013. (**Best paper award**)

<u>Jonathan Tse</u>, <u>Benjamin Hill</u>, and Rajit Manohar. A Bit of Analysis on Self-Timed Single-Bit On-Chip Links. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 124–133, May 2013.

Benjamin Tang, Stephen Longfield, Rajit Manohar, and Sunil Bhave. Low Power ASIC GPS Tracking Loops: Quantifying the Trade-Offs Between Area, Power and Accuracy. *Proc. Institute of Navigation GNSS Technical Meeting*, September 2012.

John Arthur, Paul Merolla, <u>Filipp Akopyan</u>, Rodrigo Alvarez, Andrew Cassidy, Shyamal Chandra, Steven Esser, <u>Nabil Imam</u>, William Risk, Daniel Rubin, Rajit Manohar and Dharmendra Modha. Building Block of a Programmable Neuromorphic Substrate: A Digital Neurosynaptic Core. *Proc.* 2012 International Joint Conference on Neural Networks, pp. 1–8, June 2012.

Nabil Imam, Thomas A. Cleland, Rajit Manohar, Paul Merolla, John Arthur, <u>Filipp Akopyan</u>, and Dharmendra Modha. Implementation of Olfactory Bulb Glomerular Layer Computation in a Digital Neurosynaptic Core. *Frontiers of Neuromorphic Engineering*, **6**(83):1–13, June 2012.

Nabil Imam, Filipp Akopyan, Paul Merolla, John Arthur, Rajit Manohar, and Dharmendra Modha. A Digital Neurosynaptic Core Using Event-Driven QDI Circuits. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 25–32, May 2012. (Best paper award)

<u>Basit Riaz Sheikh</u> and Rajit Manohar. An Asynchronous Floating-Point Multiplier. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 89–96, May 2012.

Benjamin Tang, Stephen Longfield, Sunil Bhave, and Rajit Manohar. A Low Power Asynchronous GPS Baseband Processor. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 33–40, May 2012.

- T. Robert Harris, Shivam Priyadarshi, Samson Melamed, <u>Carlos Ortero</u>, Rajit Manohar, Steven R. Dooley, Nikhil M. Kriplani, W. Rhett Davis, Paul D. Franzon, and Michael B. Steer. A Transient Electrothermal Analysis of Three-Dimensional Integrated Circuits. *IEEE Transactions on Components and Packaging Technologies*, **2**(4):660–667, April 2012.
- S. Priyadarshi, T. R. Harris, S. Melamed, <u>C. Otero</u>, N. Kriplani, C. E. Christoffersen, R. Manohar, S. R. Dooley, W. R. Davis, P. D. Franzon, and M. B. Steer. Dynamic electrothermal simulation of three dimensional integrated circuits using standard cell macromodels. *IET Circuits, Devices, and Systems* **6**(1):35–44, January 2012.

<u>Basit Riaz Sheikh</u> and Rajit Manohar. Energy-efficient Pipeline Templates for High Performance Asynchronous Circuits. *ACM Journal on Emerging Technologies in Computing Systems*, special issue on Asynchrony in System Design, **7**(4), December 2011.

Paul Merolla, John Arthur, <u>Filipp Akopyan</u>, <u>Nabil Imam</u>, Rajit Manohar, and Dharmendra Modha. A Digital Neurosynaptic Core Using Embedded Crossbar Memory with 45pJ per Spike in 45nm. *Proc. IEEE Custom Integrated Circuits Conference*, pp. 1–4, September 2011.

Nabil Imam and Rajit Manohar. Address-Event Communication Using Token-Ring Mutual Exclusion Proc. IEEE International Symposium on Asynchronous Circuits and Systems, pp. 99–108, April 2011.

<u>Christopher LaFrieda</u>, <u>Benjamin Hill</u>, and Rajit Manohar. An Asynchronous FPGA with Two-Phase Enable Scaled Routing. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 141–150, May 2010. (**Best paper nominee**)

<u>Basit Sheikh</u> and Rajit Manohar. An Operand-Optimized Asynchronous IEEE 754 Double-precision floating-point adder. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 151–162, May 2010. (**Best paper award**)

<u>Carlos Ortero</u>, <u>Jonathan Tse</u>, and Rajit Manohar. Static Power Reduction Techniques for Asynchronous Circuits. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 52–61, May 2010.

S. Ramaswamy, L. Rockett, D. Bostedo, R. Manohar, C. Kelly IV, J.L. Holt, V. Ekanayake, D. Elftmann, K. LaBel, M. Berg. Reconfigurable, High Density, High Speed, Radiation Hardened FPGA Technology. *Military and Aerospace Programmable Logic Devices International Conference*, September 2009.

<u>Christopher LaFrieda</u> and Rajit Manohar. Reducing Power Consumption with Relaxed Quasi Delay Insensitive Circuits. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 217–226, May 2009.

S. Ramaswamy, L. Rockett, D. Patel, S. Danziger, R. Manohar, C. Kelly, J. Holt, V. Ekanayake, D. Elftmann. A Radiation Hardened Reconfigurable FPGA. *Proceedings of the IEEE Aerospace Conference*, pp. 1–10, March 2009.

<u>Filipp Akopyan, Carlos Otero, David Fang, Sandra J. Jackson,</u> and Rajit Manohar. Variability in 3-D Integrated Circuits. *Proceedings of the IEEE Custom Integrated Circuits Conference*, pp. 659–662, September 2008.

<u>Christopher LaFrieda</u>, Engin Ipek, Jose Martinez, and Rajit Manohar. Utilizing dynamically coupled cores to form a resilient chip multiprocessor. *Proceedings of the International Conference on Dependable Systems and Networks*, pp. 317–326, June 2007.

<u>David Fang</u>, <u>Christopher LaFrieda</u>, <u>Song Peng</u>, and Rajit Manohar. A 3-Tier Asynchronous FPGA. Proc. 23rd International VLSI/ULSI Multilevel Interconnection Conference, September 2006.

Rajit Manohar. Reconfigurable Asynchronous Logic. Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 13–20, September 2006.

Song Peng and Rajit Manohar. Yield enhancement of asynchronous logic circuits through 3-dimensional integration technology. *Proceedings of the ACM Great Lakes Symposium on VLSI*, April 2006.

Song Peng and Rajit Manohar. Self-healing Asynchronous Arrays. Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems, pp. 34–45, March 2006.

<u>Filipp Akopyan</u>, Rajit Manohar, and A. B. Apsel. A level-crossing Flash Asynchronous Analog-to-Digital Converter. *Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 11–22, March 2006. (**Best paper award**)

<u>David Fang, Filipp Akopyan,</u> and Rajit Manohar. Self-Timed Thermally Aware Circuits. *Proceedings of the IEEE Computer Society Annual Symposium on VLSI*, Karlsruhe, March 2006.

Yao-Win Hong, Anna Scaglione, Rajit Manohar, and Birsen Sirkeci-Mergen. Dense Sensor Networks are also Energy-efficient: when 'more' is 'less'. *Proceedings of MILCOM 2005*, pp. 3127–3133, October 2005. (**Best paper award**)

<u>Song Peng</u> and Rajit Manohar. Efficient Failure Detection in Pipelined Asynchronous Circuits. *Proceedings of the IEEE Symposium on Defect and Fault Tolerance in VLSI Systems*, pp. 484–493, October 2005.

Song Peng and Rajit Manohar. Fault Tolerant Asynchronous Adders through Dynamic Self-reconfiguration. *Proceedings of the IEEE International Conference on Computer Design*, pp. 171–178, October 2005.

Christianto C. Liu, Jeng-Huei Chen, Rajit Manohar, and Sandip Tiwari. Mapping Multimedia Applications to 3-D System-on-Chip. *Proceedings of the 2005 IEEE International Symposium on Circuits and Systems*, pp. 2939–2942, May 2005.

<u>David Fang</u>, <u>John Teifel</u>, and Rajit Manohar. A High-Performance Asynchronous FPGA: Test Results. 2005 IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 271–272, April 2005.

Song Peng, David Fang, John Teifel, and Rajit Manohar. Automated Synthesis for Asynchronous FP-GAs. 13th ACM International Symposium on Field-Programmable Gate Arrays, pp. 163–173, March 2005.

<u>Virantha Ekanayake, Clinton Kelly, IV</u>, and Rajit Manohar. BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor. *Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 144–154, March 2005. (**Best paper nominee**)

Rajit Manohar and K. Mani Chandy. Δ-dataflow Networks for Event Stream Processing. *Proc. IASTED International Conference on Parallel and Distributed Computing and Systems*, November 2004. (Best paper award)

<u>John Teifel</u> and Rajit Manohar. An Asynchronous Dataflow FPGA Architecture. *IEEE Transactions on Computers*, **53**(11):1376–1392, special issue on Field-Programmable Logic, November 2004.

<u>David Biermann</u>, Emin Gün Sirer, and Rajit Manohar. A Rate Matching-based Approach to Dynamic Voltage Scaling. *Proc. First Watson Conference on the Interaction between Architecture, Circuits, and Compilers*, October 2004.

<u>Virantha Ekanayake, Clinton Kelly, IV</u>, and Rajit Manohar. An Ultra Low Power Processor for Sensor Networks. *Proceedings of the Eleventh International Symposium on Architectural Support for Programming Languages and Operating Systems*, pp. 27–36, October 2004.

<u>Christopher LaFrieda</u> and Rajit Manohar. Fault Detection and Isolation Techniques for Quasi Delay-Insensitive Circuits. *Proceedings of the International Conference on Dependable Systems and Networks*, pp. 41–50, June 2004.

<u>John Teifel</u> and Rajit Manohar. Static Tokens: Using Dataflow to Automate Concurrent Pipeline Synthesis. *Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems*, pp. 17–27, April 2004.

<u>David Fang</u> and Rajit Manohar. Non-Uniform Access Asynchronous Register Files. *Proceedings of the* 10th International Symposium on Asynchronous Circuits and Systems, pp. 78–85, April 2004.

<u>John Teifel</u> and Rajit Manohar. Highly Pipelined Asynchronous FPGAs. 12th ACM International Symposium on Field-Programmable Gate Arrays, pp. 133–142, February 2004.

<u>Clinton Kelly IV</u> and Rajit Manohar. An Event-Synchronization Protocol for Parallel Simulation of Large-Scale Wireless Networks. *IEEE Symposium on Real Time and Distributed Simulation*, app. 110-119, October 2003.

<u>John Teifel</u> and Rajit Manohar. Programmable Asynchronous Pipeline Arrays. *Proceedings of the 13th International Conference on Field Programmable Logic and Applications*, pp. 345–354, September 2003.

Rajit Manohar and Anna Scaglione. Power Optimal Routing in Wireless Networks. *IEEE International Conference on Communications*, pp. 2979–2984, May 2003.

<u>Virantha Ekanayake</u> and Rajit Manohar. Asynchronous DRAM Design and Synthesis. *Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems*, pp. 174–183, May 2003.

<u>John Teifel</u> and Rajit Manohar. A High Speed Clockless Serial Link Transceiver. *Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems*, pp. 151–161, May 2003.

<u>Clinton Kelly, IV, Virantha Ekanayake</u>, and Rajit Manohar. SNAP: A Sensor Network Asynchronous Processor. *Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems*, pp. 24–33, May 2003.

John Teifel, David Fang, David Biermann, Clinton Kelly, IV, and Rajit Manohar. Energy-Efficient Pipelines. Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems, pp. 23–33, March 2002.

Rajit Manohar. Scalable Formal Design Methods for Asynchronous VLSI. Invited article, *Proceedings* of the 29th Annual ACM SIGPLAN/SIGACT Symposium on Principles of Programming Languages, pp. 245–246, January 2002.

Rajit Manohar and <u>Clinton Kelly, IV</u>. Network on a Chip: Modeling Wireless Networks with Asynchronous VLSI. *IEEE Communications Magazine*, Vol. 39, No. 11, pp. 149–155, November 2001.

Rajit Manohar. Width-Adaptive Data Word Architectures. *Proceedings of the 2001 Conference on Advanced Research in VLSI*, pp. 112–129, March 2001.

Rajit Manohar, Mika Nyström, and Alain J. Martin. Precise Exceptions in Asynchronous Processors. *Proceedings of the 2001 Conference on Advanced Research in VLSI*, pp. 16–28, March 2001.

Rajit Manohar. An Analysis of Reshuffled Handshaking Expansions. *Proceedings of the Seventh International Symposium on Asynchronous Circuits and Systems*, pp. 96–105, March 2001.

Rajit Manohar. The Entropy of Traces in Parallel Computation. *IEEE Transactions on Information Theory*, **45**(5):1606–1608, July 1999.

Rajit Manohar, Tak-Kwan Lee, and Alain J. Martin. Projection: A Synthesis Technique for Concurrent Systems. *Proceedings of the Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems*, pp. 125–134, April 1999.

K. Rustan M. Leino and Rajit Manohar. Joining Specification Statements. *Theoretical Computer Science*, **216**:375–394, March 1999.

Rajit Manohar and José A. Tierno. Asynchronous Parallel Prefix Computation. *IEEE Transactions on Computers*, **47**(11):1244–1252, November 1998.

Rajit Manohar and Alain J. Martin. Slack Elasticity in Concurrent Computing. *Proceedings of the Fourth International Conference on the Mathematics of Program Construction*, Lecture Notes in Computer Science 1422, pp. 272–285, Springer-Verlag, June 1998.

Alain J. Martin, Andrew Lines, Rajit Manohar, Mika Nyström, Paul Penzes, Robert Southworth, Uri V. Cummings, and Tak-Kwan Lee. The Design of an Asynchronous MIPS R3000 microprocessor. *Proceedings of the 17th Conference on Advanced Research in VLSI*, pp. 164–181, September 1997.

Donald Dabdub and Rajit Manohar. Performance and Portability of an Air Quality Model. *Parallel Computing*, Special Issue on Regional Weather Models, **23**(14):2187–2200, 1997.

José A. Tierno, Rajit Manohar, and Alain J. Martin. The Energy and Entropy of VLSI Computations. *Proceedings of the Second International Symposium on Advanced Research in Asynchronous Circuits and Systems*, pp. 188–196, March 1996.

Rajit Manohar and Alain J. Martin. Quasi-delay-insensitive circuits are Turing-complete. Invited article, Second International Symposium on Advanced Research in Asynchronous Circuits and Systems, March 1996. Available as Caltech technical report CS-TR-95-11, November 1995.

Rajit Manohar and K. Rustan M. Leino. Conditional Composition. Formal Aspects of Computing, 7(6):683–703, 1995.

K. Mani Chandy, Rajit Manohar, Berna L. Massingill, and Daniel I. Meiron. Integrating Task and Data Parallelism using the Group Communication Archetype. *Proceedings of the Ninth International Parallel Processing Symposium*, pp. 724–733, 1995.

Other Articles:[‡]

Eve Schooler, Rick Taylor, Noa Zilberman, Robert Soulé, Dawn Nafus, Rajit Manohar, and Uri Cummings. A Perspective on Carbon-aware Networking. *Internet Architecture Board Workshop on Environmental Impact of Internet Applications and Systems (E-Impact '22)*, December 2022.

Rajit Manohar. xcell: a library characterizer for combinational and state-holding gates. Workshop on Open-Source EDA Technology, International Conference on Computer-Aided Design, November 2022.

Noa Zilberman, Eve M. Schooler, Uri Cummings, Rajit Manohar, Dawn Nafus, Robert Soulé, Rick Taylor. Toward Carbon-Aware Networking. *HotCarbon 2022: 1st Workshop on Sustainable Computer Systems Design and Implementation*, July 2022.

Alex Fallin, Aarti Kothari, Jiayuan He, Christopher Yanez, Keshav Pingali, Rajit Manohar, Martin Burtscher. A Simple, Fast, and GPU-friendly Steiner-Tree Heuristic. *IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)*, May 2022.

Jiyuan He, <u>Wenmian Hua</u>, Yi-Shan Lu, Sepideh Maleki, <u>Yihang Yang</u>, Keshav Pingali, and Rajit Manohar. interact: An Interactive Design Environment for Asynchronous Logic. *Workshop on Open-Source EDA Technology, International Conference on Computer-Aided Design*, November 2021.

Udit Agarwal, <u>Samira Ataei</u>, Jiayuan He, <u>Wenmian Hua</u>, Yi-Shan Lu, Sepideh Maleki, <u>Yihang Yang</u>, Keshav Pingali, Rajit Manohar. A Digital Flow for Asynchronous VLSI Systems: Status Update. *Workshop on Open-Source EDA Technology, International Conference on Computer-Aided Design*, November 2020.

Jiayuan He, <u>Yihang Yang</u>, Rajit Manohar. A power router for gridded cell placement. Workshop on Open-Source EDA Technology, International Conference on Computer-Aided Design, November 2020.

Nathan Manohar, Peter Manohar, and Rajit Manohar. HABIT: Hardware-Assisted Bluetooth-based Infection Tracking. Cryptology ePrint, https://eprint.iacr.org/2020/949, August 2020.

Yi-Shan Lu, Rajit Manohar, and Keshav Pingali. Blitz: A Static Timing Analyzer Parallelized Using Operator Formulation. *Design Automation Conference* work-in-progress session, July 2020.

[‡] Less stringent review process compared to papers listed earlier.

Wenmian Hua, Yi-Shan Lu, Keshav Pingali, Rajit Manohar. Cyclone: A fast static timing analysis engine for asynchronous circuits. *ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems*, March 2020.

Samira Ataei, Jiayuan He, Wenmian Hua, Yi-Shan Lu, Sepideh Maleki, Yihang Yang, Keshav Pingali, and Rajit Manohar. Toward a digital flow for asynchronous VLSI systems. *Workshop on Open-Source EDA Technology*, International Conference on Computer-Aided Design, November 2019. (Best open-source EDA tool, 2nd place)

Samira Ataei and Rajit Manohar. A unified memory compiler for synchronous and asynchronous circuits. Workshop on Open-Source EDA Technology, International Conference on Computer-Aided Design, November 2019. (Best open-source EDA tool, 3rd place)

Jiayuan He, Martin Burtscher, Rajit Manohar, Keshav Pingali. SPRoute: A Scalable Parallel Negotiation-based Global Router. *Design Automation Conference* work-in-progress session, June 2019.

Rajit Manohar. An Open-Source Design Flow for Asynchronous Circuits. Government Microcircuit Applications and Critical Technology Conference, March 2019.

Yi-Shan Lu, <u>Wenmian Hua</u>, Rajit Manohar, Keshav Pingali. ParallelClosure: A Parallel Design Optimizer for Timing Closure. *ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems*, March 2019. (**TAU 2019 contest, third place**)

Yi-Shan Lu, <u>Samira Ataei</u>, Jiayuan He, <u>Wenmian Hua</u>, Sepideh Maleki, <u>Yihang Yang</u>, Martin Burtscher, Keshav Pingali, and Rajit Manohar. Parallel Tools for Asynchronous VLSI Systems. *Workshop on Open-Source EDA Technology*, International Conference on Computer-Aided Design, November 2018.

<u>Nitish Srivastava</u> and Rajit Manohar. Data Dependent Frequency Scaling using Desynchronization. *Design Automation Conference* work-in-progress session, June 2018.

<u>Saber Moradi</u>, Rajit Manohar, and Sunil Bhave. Energy-efficient Hybrid CMOS-NEMS Neuromorphic Circuits in 28nm CMOS Process. *IEEE Symposium Series on Computational Intelligence*, November 2017.

Rashid Kaleem, Rajit Manohar, and Keshav Pingali. Dionysus: CPUs as accelerators for FPGAs. *Design Automation Conference* work-in-progress session, June 2017.

<u>Tayyar Rzayev, Saber Moradi,</u> David Albonesi, and Rajit Manohar. Fractured Arithmetic Accelerator for Training Deep Neural Networks. *Workshop on Hardware and Algorithms for On-chip Learning*, International Conference on Computer-Aided Design, November 2016.

<u>Wenmian Hua</u> and Rajit Manohar. Exact Timing Analysis for Concurrent Systems. *Design Automation Conference* work-in-progress session, June 2016.

Rajit Manohar, Clinton W. Kelly, IV, J. Holt, Chris Liu, Leonard Rockett, Dinu Patel, Steven Danziger, S. Ramaswamy, Ken LaBel. Reconfigurable, High Density Gigahertz Speed Low Power Radiation Hardened FPGA Technology. *Military and Aerospace FPGA and Applications Meeting*, November 2007.

Rajit Manohar, Clinton W. Kelly, IV, J. Holt, Chris Liu, Leonard Rockett, Dinu Patel, Steven Danziger. Development of Reprogrammable, Low Power, High Density, High Speed RADHARD FPGAs using Proven Commercial Technology and RADHARD-by-Process Techniques. *Government Microcircuit Applications and Critical Technology Conference*, Lake Buena Vista, FL, March 2007.

Jon Russo, Mohammed Amduka, Keith Pendersen, Richard Lethin, Jonathan Springer, Rajit Manohar, Rami Melhem. Enabling Cognitive Architectures for UAV Mission Planning. *Proceedings of the High Performance Embedded Computing Workshop*, September 2006. (**Best paper award**)

Rajit Manohar, Clinton W. Kelly, IV, J. Holt, Chris Liu, Leonard Rockett, Dinu Patel, Steven Danziger. Application of Low Power, High Density, Gigahertz Speed Commercial FPGA Technology to High Radiation Applications using RADHARD-by-Process Techniques. 9th Military and Aerospace Programmable Logic Devices International Conference, Washington, DC, September 2006.

Rajit Manohar. Asynchronous Logic for Cryogenic Applications. *IMAPS Advanced Technology Workshop on Reliability of Advanced Electronic Packages and Devices in Extreme Cold Environments*, Pasadena, CA, February 2005.

Rajit Manohar. A Case for Asynchronous Computer Architecture. Proceedings of the ISCA Workshop on Complexity-Effective Design, June 2000.

Rajit Manohar and Mark Heinrich. A Case for Asynchronous Active Memories. *Proceedings of the ISCA Workshop on Solving the Memory Wall*, June 2000.

Patents:

(those with an asterisk have been licensed or assigned to companies)

Academia

* Rajit Manohar and Alain J. Martin. Parallel prefix operations in asynchronous processors. US Patent 5,999,961, December 1999.

Rajit Manohar, Mika Nyström, and Alain J. Martin. Exception Processing in Asynchronous Processors. US Patent 6,301,655, October 2001.

- * Alain J. Martin, Andrew Lines, Rajit Manohar, Mika Nyström, Uri Cummings. *Pipelined Asynchronous Processing*. US Patent 6,381,692, April 2002.
- * Alain J. Martin, Andrew Lines, Rajit Manohar, Mika Nyström, Uri Cummings. *Pipelined Asynchronous Processing*. US Patent 6,658,550, December 2003.

Mika Nyström, Rajit Manohar, and Alain J. Martin. Method and Apparatus for a Failure-free Synchronizer. US Patent 6,690,203, February 2004.

* Rajit Manohar and John Teifel. Programmable Asynchronous Pipeline Arrays. US Patent 7,157,934, January 2007.

David Fang, Filipp Akopyan, Rajit Manohar. Self-Timed Thermally Aware Circuits and Methods of Use Thereof. US Patent 7,411,436, August 2008.

Filipp Akopyan, Rajit Manohar, A. B. Apsel. Asynchronous Analog-to-Digital converter and method. US Patent 7,466,258, December 2008.

Rajit Manohar and Clinton Kelly, IV. Event Synchronization Protocol for Scalable Simulation of Large-Scale Wireless Networks. US Patent 7,564,809, July 2009.

Rajit Manohar and Clinton Kelly, IV. Sensor-Network Processor Using Event-Driven Architecture. US Patent 7,788,332, August 2010.

- * Filipp Akopyan, John Arthur, Rajit Manohar, Paul Merolla, Dharmendra S. Modha, Alyosha Molnar, William Risk. Neuromorphic Event-Driven Neural Computing Architecture in a Scalable Neural Network. US Patent 8,909,576, December 2014.
- * Filipp Akopyan, John Arthur, Rajit Manohar, Paul Merolla, Dharmendra S. Modha, Alyosha Molnar, William Risk. Neuromorphic Event-Driven Neural Computing Architecture in a Scalable Neural Network. US Patent 9,269,044, February 2016.

Rajit Manohar and Basit Sheikh. Operand-Optimized Asynchronous Floating-Point Units and Methods of Use Thereof. US Patent 9,524,270, December 2016.

Jonathan Tse, Carlos Otero, Rajit Manohar. Systems and Methods for Zero-delay Wakeup for Power Gated Asynchronous Pipelines. US Patent 9,531,194, December 2016.

Basit Riaz Sheikh, Rajit Manohar. Energy-efficient Pipeline Templates for High-Performance Asynchronous Circuits. US Patent 9.633.157, April 2017.

Robert Karmazin, Carlos Otero, and Rajit Manohar. Automated Layout for Integrated Circuits with Non-standard Cells. U.S. Patent 9,852,253, December 2017.

Sandra Jackson and Rajit Manohar. Methods and systems for synchronization between multiple clock domains. U.S. Patent 9,985,774, May 2018.

- * Benjamin Tang, Stephen Longfield, Rajit Manohar, Sunil Bhave. Low power asynchronous GPS base-band processor. U.S. Patent 10,126,428, November 2018.
- * Filipp Akopyan, John Arthur, Rajit Manohar, Paul Merolla, Dharmendra S. Modha, Alyosha Molnar, William Risk. Neuromorphic Event-Driven Neural Computing Architecture in a Scalable Neural Network. US Patent 10,504,021, December 2019.
- * Benjamin Tang, Stephen Longfield, Rajit Manohar, Sunil Bhave. Low power asynchronous GPS base-band processor. U.S. Patent 10,705,223, July 2020.
- * Alex Neckar, Ben Benjamin, Terrence Stewart, Sam Fok, Nick Oza, Rajit Manohar, Chris Eliasmith, and Kwabena Boahen. *Decoding Spike Trains from a Neural Emsemble Using Thresholding Accumulators*. Patent pending.
- * Alex Neckar, Ben Benjamin, Terrence Stewart, Sam Fok, Nick Oza, Rajit Manohar, Chris Eliasmith, and Kwabena Boahen. *Encoding Preferred Directions in a Multidimensional Space using Shared Dendrites*. Patent pending.
- * Alex Neckar, Ben Benjamin, Terrence Stewart, Sam Fok, Nick Oza, Rajit Manohar, Chris Eliasmith, and Kwabena Boahen. Shared Dendrites and Thresholding Accumulators for Spiking Neural Nets. Patent pending.

Ioannis Karageorgos, Karthik Sriram, Jan Vesely, Rajit Manohar, and Abhishek Bhattacharjee. *Modulal Extensible Computer Processing Architecture*. Patent pending.

Edward Bingham and Rajit Manohar. Quasi Delay-Insensitive Microarchitectures. Patent pending.

* Filipp Akopyan, John Arthur, Rajit Manohar, Paul Merolla, Dharmendra S. Modha, Alyosha Molnar, William Risk. Neuromorphic Event-Driven Neural Computing Architecture in a Scalable Neural Network. US Patent 11,580,366, February 2023.

Industry

- * Rajit Manohar and Clinton Kelly, IV. Fault Tolerant Asynchronous Circuits. US Patent 7,504,851, March 2009.
- * Rajit Manohar and Clinton Kelly, IV. Fault Tolerant Asynchronous Circuits. US Patent 7,505,304, March 2009.
- * Rajit Manohar. Systems and Methods for Performing Automated Conversion of Representations of Synchronous Circuit Designs to and from Representations of Asynchronous Circuit Designs. US Patent 7,610,567, October 2009.

- * Rajit Manohar. Methods and Systems for Converting a Synchronous Circuit Fabric into an Asynchronous Dataflow Circuit Fabric. US Patent 7,614,029, November 2009.
- * Rajit Manohar, Gregor Martin, J. Holt. Synchronous to Asynchronous Logic Conversion. US Patent 7,739,628. June 2010.
- * Rajit Manohar, Clinton Kelly IV. Fault Tolerant Asynchronous Circuits. US Patent 7,741,864, June 2010.
- * Rajit Manohar and Clinton Kelly, IV. Reconfigurable Logic Fabrics for Integrated Circuits and Systems and Methods for Configuring Reconfigurable Logic Fabrics. US Patent 7,880,499, February 2011.
- * Rajit Manohar, Clinton Kelly, IV, Virantha Ekanayake, Christopher LaFrieda, Hong Tam, Ilya Ganusov, Raymond Nijssen, Marcel van der Goot. Asynchronous Conversion Circuitry: Apparatus, Systems, and Methods. US Patent 7,900,078, March 2011.
- * Raymond Njissen, Kamal Chaudhary, Rajit Manohar, Christopher LaFrieda, Clinton Kelly IV, Virantha Ekanayake. One Phase Logic. US Patent 7,932,746, April 2011.
- * Rajit Manohar, Clinton Kelly IV, Virantha Ekanayake. Asynchronous Circuit Representations of Synchronous Circuit with Asynchronous Inputs. US Patent 7,982,502, July 2011.
- * Rajit Manohar, Clinton Kelly IV. Fault Tolerant Asynchronous Circuits. US Patent 8,004,877, August 2011.
- * Rajit Manohar, Clinton Kelly, IV, Virantha Ekanayake, Christopher LaFrieda, Hong Tam, Ilya Ganusov, Raymond Nijssen, Marcel van der Goot. Asynchronous Conversion Circuitry: Apparatus, Systems, and Methods. US Patent 8,078,899, December 2011.
- * Gael Paul, Deny Scharf, Rajit Manohar. Logic performance in cyclic structures. US Patent 8,104,004, January 2012.
- * Raymond Njissen, Kamal Chaudhary, Rajit Manohar, Christopher LaFrieda, Clinton Kelly IV, Virantha Ekanayake. *One Phase Logic*. US Patent 8,106,683, January 2012.
- * Rajit Manohar, Clinton Kelly IV. Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics. US Patent 8,125,242, February 2012.
- * Rajit Manohar, Clinton Kelly IV, Virantha Ekanayake, Gael Paul. Reset mechanism conversion. US Patent 8,161,435, April 2012.
- * Rajit Manohar, Ilya Ganusov, Virantha Ekanayake, Kamal Chaudhury, Clinton Kelly IV. Non-predicated to predicated conversion of asynchronous representations. US Patent 8,191,019, May 2012.
- * Rajit Manohar, Clinton Kelly IV. Fault Tolerant Asynchronous Circuits. US Patent 8,222,915, July 2012.
- * Virantha Ekanayake, Clinton Kelly, Rajit Manohar, Christopher LaFrieda, Gael Paul, Raymond Nijssen, Marcel van der Goot. *Token enhanced asynchronous conversion of synchronous circuits*. US Patent 8,234,607, July 2012.
- * Rajit Manohar, Gregor Martin, J. Holt. Synchronous to asynchronous logic conversion. US Patent 8,291,358, October 2012.
- * Virantha Ekanayake, Clinton Kelly, Rajit Manohar. Programmable crossbar structures in asynchronous systems. US Patent 8,300,635, October 2012.

- * Rajit Manohar, Clinton Kelly, Virantha Ekanayake, Gael Paul, Raymond Nijssen, Marcel van der Goot. Multi-clock asynchroous logic circuits. US Patent 8,301,933, October 2012.
- * Rajit Manohar. Converting a synchronous circuit design into an asynchronous design. US Patent 8,375,339, February 2013.
- * Rajit Manohar, Clinton Kelly IV, Virantha Ekanayake, Gael Paul. Reset mechanism conversion. US Patent 8,443,315, May 2013.
- * Rajit Manohar. Automated conversion of synchronous to asynchronous circuit design representations. US Patent 8,453,079, May 2013.
- * Raymond Njissen, Kamal Chaudhary, Rajit Manohar, Christopher LaFrieda, Clinton Kelly IV, Virantha Ekanayake. One Phase Logic. US Patent 8,593,176, November 2013.
- * Rajit Manohar, Clinton Kelly IV. Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics. US Patent 8,575,959, November 2013.
- * Rajit Manohar, Gael Paul, Raymond Nijssen, Marcel van der Goot, Clinton Kelly, Virantha Ekanayake. Asynchronous systems analysis. US Patent 8,661,378, February 2014.
- * Rajit Manohar, Clinton Kelly. Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics. US Patent 8,949,759, February 2015.
- * Rajit Manohar, Clinton Kelly, Virantha Ekanayake. Asynchronous pipelined interconnect architecture with fanout support. US Patent 8,964,795, February 2015.
- * Virantha Ekanayake, Clinton Kelly, Rajit Manohar. Asynchronous pipelined interconnect architecture with fanout support. US Patent 9,344,385, May 2016.
- * Robert Soule, Rajit Manohar, Jr-Shian Tsai, Edmund Chen, Uri V Cummings, Pietro Bressana, Rui Li. Acceleration of Communication. Patent pending.
- * Robert Soule, Rajit Manohar, Edmund Chen, Uri V Cummings, Pietro Bressana, Rui Li. *Object Linearization for Communications*. Patent pending.