Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
asic:start [2023/11/23 17:05] – [Physical Implementation] rajit | asic:start [2023/11/23 17:14] (current) – rajit | ||
---|---|---|---|
Line 46: | Line 46: | ||
All of these parts are integrated into the '' | All of these parts are integrated into the '' | ||
- | ===== Placement and routing ===== | ||
- | Once the routed cell library '' | ||
- | The next step is to run the [[https:// | ||
- | |||
- | < | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | </ | ||
- | |||
- | The first command initializes the placement engine. The '' | ||
- | |||
- | The last two commands are required because Dali uses a gridded | ||
- | |||
- | At any point, you can see the current state of the DEF file using: | ||
- | < | ||
- | interact> | ||
- | interact> | ||
- | </ | ||
- | |||
- | This flow corresponds to a gridded placement flow. For gridded cells, the power buses are run after placement. To run this special power bus router, use the following commands: | ||
- | < | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | </ | ||
- | Here we turn off reinforcements, | ||
- | |||
- | Finally, we can run the global router called '' | ||
- | < | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | interact> | ||
- | </ | ||
- | |||
- | The routing guide file can be saved using | ||
- | < | ||
- | interact> | ||
- | interact> | ||
- | </ | ||
- | |||
- | This contains the global routing guide that can be read by a number of open source tools (e.g. TritonRoute, | ||
- | < | ||
- | $ TritonRoute -lef output.lef -def output.def -guide output.guide -output routed | ||
- | </ | ||
- | would run detailed routing, saving the result to '' | ||
- | |||
- | |||
- | ===== Timing analysis ===== | ||
- | |||
- | Asynchronous circuits contain cycles of gates. How do we time them? The following provides more detail on how static timing analysis for asynchronous circuits works. | ||
- | |||
- | * [[asic: | ||
- | * [[asic: | ||
- | * [[asic: | ||
- | |||
- | ===== Power analysis ===== |