The ACT VLSI design tools

Log In

Show page
Old revisions
Backlinks
Back to top

Recent Changes
Media Manager
Sitemap

Trace:

You are here: start » asic

Old Revisions

These are the older revisons of the current document. To revert to an old revision, select it from below, click Edit this page and save it.

2023/11/23 12:14 asic:start rajit -386 B (current)
2023/11/23 12:06 asic:start rajit -2.8 KB
2023/11/23 12:05 asic:start – [Physical Implementation] rajit -31 B
2023/11/23 12:04 asic:start rajit -7.6 KB
2023/11/23 11:59 asic:start – [Physical Implementation] rajit +103 B
2023/11/23 11:59 asic:start rajit +381 B
2023/11/18 15:40 asic:start – [Timing analysis] rajit +50 B
2023/11/18 12:12 asic:start – [Cell libraries] rajit +12 B
2023/11/17 16:12 asic:start – [Timing analysis] rajit +22 B
2023/11/17 16:12 asic:start – [Timing analysis] rajit +259 B
2023/11/17 15:48 asic:start – [Placement and routing] rajit +187 B
2023/11/17 15:46 asic:start – [Timing and power analysis] rajit +16 B
2023/07/08 12:26 asic:start – [Logic synthesis] rajit +132 B
2023/07/08 12:10 asic:start – [Cell physical design] rajit +1 B
2023/07/08 12:09 asic:start – [Cell physical design] rajit +8 B
2023/07/07 16:04 asic:start – [Placement and routing] rajit +12 B
2023/07/07 15:41 asic:start – [Placement and routing] rajit +2 B
2023/07/07 15:39 asic:start – [Placement and routing] rajit +2.5 KB
2023/07/07 12:25 asic:start – [Cell physical design] rajit +109 B
2023/07/07 12:25 asic:start – [Cell physical design] rajit +393 B
2023/07/07 12:22 asic:start – [Cell physical design] rajit +343 B

asic/start.txt · Last modified: 2023/11/23 12:14 by rajit

Except where otherwise noted, content on this wiki is licensed under the following license: GNU Free Documentation License 1.3