Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | |||
asic:start [2023/11/23 12:06] rajit |
asic:start [2023/11/23 12:14] (current) rajit |
||
---|---|---|---|
Line 47: | Line 47: | ||
- | ===== Timing analysis ===== | ||
- | Asynchronous circuits contain cycles of gates. How do we time them? The following provides more detail on how static timing analysis for asynchronous circuits works. | ||
- | |||
- | * [[asic: | ||
- | * [[asic: | ||
- | * [[asic: | ||
- | |||
- | ===== Power analysis ===== |