Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
tools:start [2023/04/18 21:09] – [Tools] rajittools:start [2024/07/24 18:07] (current) – [Tools] rajit
Line 10: Line 10:
    * [[tools:layout:|Layout generation]]    * [[tools:layout:|Layout generation]]
    * [[lvp|lvp]]: layout versus production rules    * [[lvp|lvp]]: layout versus production rules
 +   * [[act2lef|act2lef]]: Generate LEF/DEF from an ACT design
 +   * [[act2v|act2v]]: Convert ACT file into a Verilog netlist
 +   * [[adepend|adepend]]: Print dependencies of an ACT file
 +   * [[chp2prs|chp2prs]]: convert CHP to production rules
 +   * [[interact|interact]]: Interactive ACT
 +   * [[prs2cells|prs2cells]]: extract ACT cells needed to implement a design
 +   * [[v2act|v2act]]: Translate a Verilog netlist into an ACT file
 +   * [[asic:timing:xcell:start|xcell]]: Cell library characterizer
  
 These are core ACT tools--i.e. tools that use the core ACT library and take ACT files as input. They also accept the standard ACT [[:stdoptions:start|command-line arguments]], in addition to their own arguments. The standard ACT options include ways to specify technology-specific information, as well as local configuration overrides. These are core ACT tools--i.e. tools that use the core ACT library and take ACT files as input. They also accept the standard ACT [[:stdoptions:start|command-line arguments]], in addition to their own arguments. The standard ACT options include ways to specify technology-specific information, as well as local configuration overrides.
Line 23: Line 31:
    * [[http://opencircuitdesign.com/magic/index.html|magic]]: The Magic VLSI layout editor    * [[http://opencircuitdesign.com/magic/index.html|magic]]: The Magic VLSI layout editor
    * [[http://opencircuitdesign.com/irsim/index.html|irsim]]: A switch-level circuit simulator    * [[http://opencircuitdesign.com/irsim/index.html|irsim]]: A switch-level circuit simulator
-   * Gemini: a netlist comparison for strict layout-versus-schematic checking {{:tools:gemini-2.7.2.tar.gz|Gemini}}+   * Layout versus schematic (LVS) checking: 
 +      * Gemini: a netlist comparison for strict layout-versus-schematic checking {{:tools:gemini-2.7.2.tar.gz|Gemini}} 
 +      * [[http://opencircuitdesign.com/netgen/index.html|netgen]]: another tool for LVS
  
 Two useful concepts to keep in mind when using the ACT tools are //expanded names// and //mangled names//. Two useful concepts to keep in mind when using the ACT tools are //expanded names// and //mangled names//.